

PinName/Function (2) Optional Function(s) Emulated LVDS HMC Pin Assignment for HMC Pin Assignment for HPS Pin Mux Select 3 HPS Pin Mux Select 2 HPS Pin Mux Select 1 HPS Pin Mux Select 0 Channel Output Channel DDR3/DDR2 (3) LPDDR2 AS_DATA3 DATA3 AS_DATA2 AS DATA1 DATA0 DATA0 DATA6 DATA5 DATA8 S DATAN ASE VREFB3AN0 DIFFOUT_B1n VREFB3AN(DIFFIO_TX_B2n DIFFIO_RX_B1p DIFFOUT_B2n DIFFOUT_B1p VREFB3AN0 DATA7 DIFFIO_TX_B2p DIFFOUT_B2p VREFB3AN0 DATA10 DIFFIO_RX_B3n DIFFOUT_B3n DQSn1B VREFB3AN0 VREFB3AN0 DATA9 DATA12 DIFFIO_TX_B4n DIFFOUT_B4n DIFFOUT_B3p DQ1B DQS1B DIFFIO RX B3o VREFB3ANO VREFB3ANO DIFFOUT_B4p DIFFOUT_B5n DQ1B VREFB3AN0 DIFFIO_TX_B6n DIFFOUT_B6n VREFB3AN0 VREFB3AN0 CLKUSR DIFFIO_RX_B5p DIFFIO_TX_B6p DIFFOUT_B5p DIFFOUT_B6p VREFB3AN0 PR_DONE DIFFIO_RX_B7n DIFFOUT_B7n VREFB3AN0 PR_READY DIFFIO_TX_B8n DIFFOUT_B8n DQ1B PR FRROR DIFFIO RX B7n DIFFOUT_B7p DIFFOUT_B8p DIFFIO_TX_B8p DQ1B DIFFOUT_B31n DIFFOUT_B31p DIFFIO_RX_B31p FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn
FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTp,FPLL_BL_FB VREFB3BN0 DIFFIO_TX_B37n DIFFOUT_B37n
DIFFIO_TX_B37p DIFFOUT_B37p AB10 AB9 VREFB3BN0 VREFB3BN0 CLK1p DIFFIO_RX_B39p DIFFOUT_B39p AA8 VREFB4AN0 VREFB4AN0 DIFFIO_TX_B41n DIFFOUT_B41n DIFFIO_RX_B42n DIFFOUT_B42n AB13 DQ2B VREFB4ANO VREFB4ANO VREFB4ANO VREFB4ANO AB12 DQ2B W11 DQSn2B AB14 DQ2B VREFB4AN0 V11 AA13 VREFB4AN0 DIFFIO_TX_B44p DIFFOUT_B44p VREFB4AN0 DIFFIO_TX_B45n DIFFOUT_B45n DIFFIO_RX_B46n DIFFOUT_B46n AB17 DQ2B AB15 DQ2B VREFB4AN0 DIFFIO_TX_B45p DIFFOUT_B45p DIFFIO_RX_B46p DIFFOUT_B46p VREFB4AN0 DIFFIO_RX_B47n DIFFOUT_B47n VREFB4ANO VREFB4ANO DIFFIO_TX_B48n DIFFOUT_B48n DIFFIO_RX_B47p DIFFOUT_B47p CLK2p VREFB4AN0 DIFFIO_TX_B48p AB19 DQ2E VREFB4AN0 CLK3n DIFFIO_RX_B55n DIFFOUT_B55n Y13 CLK3p DIFFIO_RX_B55p DIFFIO_TX_B69n AB18 VREFB4ANO VREFB4ANO VREFB4AN0 VREFB5AN0 DIFFOUT_R2p INIT_DONE DIFFIO_RX_R2p Y20 DQ1R VREFB5AN0 PR_REQUEST DIFFIO_TX_R1n DIFFOUT_R1n VREFB5AN0 CRC_ERROR DIFFIO_RX_R2n DIFFOUT_R2n DIFFOUT_R3p DIFFIO TX R3p AA21 DQ1R DIFFOUT_R4p DIFFOUT_R4n DIFFOUT_R4n DIFFOUT_R5p VREFB5AN0 DIFFIO_RX_R4p DIFFIO_TX_R3n CvP_CONFDONE VREFB5AN0 DIFFIO_TX_R4n DIFFIO_TX_R5p VREFB5AN0 DIFFIO_RX_R6p DIFFOUT_R6p DEV_CLRn VREFB5AN0 DIFFIO_TX_R5n DIFFOUT_R5n DQ1R VREFB5AN0 DIFFIO_RX_R6n DIFFOUT_R6n DQSn1R DIFFIO TX R7p DIFFOUT_R8p DIFFOUT_R7n DQ1R VRFFR5AN(DIFFIO_RX_R8n DIFFOUT_R8n DQ1R HPS_DM_3 HPS_DQ_31 HPS_DM_3 HPS_DQ_31 VREFB6BN0_HP VREFB6BN0_HPS HPS_DDR HPS_DQ_29 HPS_DQ_30 HPS_DQ_29 VREFB6BN0_HPS HPS_DDR HPS_DQ_30 VREFB6BN0_HPS HPS_DDR VREFB6BN0_HPS HPS_DQ_28 HPS_DQ_28 VREFB6BN0 HPS HPS DQS 3 HPS DQS 3 HPS_DQS#_3 HPS_DQ_27 HPS_DQ_25 HPS_DQ_27 HPS_DQ_25 VREFB6BN0_HPS VREFB6BN0_HPS HPS_DDR HPS_DQ_26 HPS_DQ_26 VREFB6BN0_HPS HPS_DQ_24 HPS_DQ_24 VREFB6BN0_HPS HPS_DDR U19 HPS_DM_2 HPS_DM_2 HPS DQ 23 HPS DQ 23 VREFB6BN0 HPS HPS_DDR HPS_DDR HPS_DQ_21 HPS DQ 2 HPS_DQ_22 HPS_DQ_20 HPS_DQS_2 HPS_RESET# VREERGRNO HPS HPS_DQ_20 HPS_DQS_2 HPS_RESET# HPS_DDR HPS_DDR HPS_DDR VREFB6BN0_HPS VREFB6BN0_HPS HPS_DDR HPS_DQS#_2 HPS_DQS#_2 VREFB6BN0_HPS HPS_DQ_19 HPS_DQ_19 HPS_DDR HPS_DDR HPS_DQ_18 HPS_DQ_16 HPS_DQ_18 HPS_DQ_16 VREFB6BN0_HPS HPS_DDR HPS_DDR HPS_DDR HPS_DM_1 HPS_DQ_15 HPS_DQ_13 HPS_DM_1 HPS_DQ_15 HPS_DQ_13 VREFB6AN0_HPS VREFB6AN0_HPS HPS_DDR HPS_DQ_14 HPS_DQ_12 HPS_DQ_14 VREFB6AN0_HPS HPS_DDR HPS_DQ_12 VREFB6AN0_HPS HPS_DDR HPS_CKE_C HPS_CKE_0 HPS_DQS_1 HPS DQS HPS_DQS_1 HPS_DQS#_1 HPS_DQ_11 HPS_DQ_9 HPS_DQ_10 VREFB6AN0 HPS HPS_CKE_1 HPS_DQS# HPS_DQ_11 HPS_DQ_9 HPS_DQ_10 HPS_DDR HPS_DDR VREFB6AN0_HPS VREFB6AN0_HPS HPS_DQ_8 HPS_DQ_8 VREFB6AN0_HPS HPS_DM_0 HPS_DM_0 VREFB6AN0 HPS HPS DDR HPS DQ 5 HPS DQ 5

Pin List U19

HPS_DQ_6 HPS_DQ_4 HPS_ODT_1 HPS_DQS_0



Bank	VREF	PinName/Function (2)	Optional Function(s)	Configuration	Dedicated Tx/Rx	Emulated LVDS	U484	DQS for X8	HMC Pin Assignment for	HMC Pin Assignment for	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
A A	VREFB6AN0_HPS	HPS_DDR		Function	Channel	Output Channel	L20		DDR3/DDR2 (3) HPS_ODT_0	LPDDR2 HPS_ODT_0				
À.	VREFB6AN0_HPS	HPS_DDR					K14		HPS_DQS#_0	HPS_DQS#_0				
	VREFB6AN0_HPS	HPS_DDR					K21		HPS_DQ_3	HPS_DQ_3				
		HPS_DDR HPS_DDR					J19		HPS_DQ_1 HPS_DQ_2	HPS_DQ_1 HPS_DQ_2				
	VREFB6AN0_HPS VREFB6AN0_HPS	HPS_DDR					M20 J18		HPS_DQ_0	HPS_DQ_0			 	
	VREFB6AN0_HPS	VREFB6AN0_HPS					H19							
	VREFB6AN0_HPS	HPS_DDR					L21		HPS_A_0	HPS_CA_0				
	VREFB6AN0_HPS	HPS_DDR					J22		HPS_A_1	HPS_CA_1				
	VREFB6ANO_HPS VREFB6ANO_HPS	HPS_DDR HPS_DDR					H17 J21		HPS_A_4 HPS_A_2	HPS_CA_4 HPS_CA_2			+	
	VREFB6AN0_HPS	HPS_DDR					G19		HPS_A_5	HPS_CA_5			 	-
À	VREFB6AN0_HPS	HPS_DDR					H20		HPS_A_3	HPS_CA_3				
1		HPS_DDR					K15		HPS_CK	HPS_CK				
1	VREFB6AN0_HPS	HPS_DDR					H22		HPS_A_6	HPS_CA_6				
١	VREFB6AN0_HPS	HPS_DDR					J14		HPS_CK#	HPS_CK#				
1		HPS_DDR HPS_DDR					H21 G20		HPS_A_7 HPS_BA_1	HPS_CA_7				
1	VREFB6AN0_HPS	HPS_DDR					G20 G22		HPS_BA_0				 	
· ·	VREFB6AN0 HPS	HPS DDR					G18		HPS_BA_2					
1	VREFB6AN0_HPS	HPS_DDR HPS_DDR					F20		HPS_CAS#					
١	VREFB6AN0_HPS	HPS_DDR					F21		HPS_RAS#					
	VREFB6ANO_HPS	HPS_DDR HPS_DDR					C22		HPS_A_8	HPS_CA_8				
		HPS_DDR					F22 B22		HPS_A_10 HPS_A_9	HPS_CA_9				-
À .	VREFB6AN0 HPS	HPS_DDR					E19		HPS_A_11	HF3_CA_B				
١.	VREFB6AN0_HPS	HPS_DDR					H15		HPS_CS#_0	HPS_CS#_0				
Ą	VREFB6AN0_HPS	HPS_DDR					E20		HPS_A_12					
A	VREFB6AN0_HPS	HPS_DDR					J16		HPS_CS#_1	HPS_CS#_1				
A	VREFB6AN0_HPS	HPS_DDR	<u> </u>				E21		HPS_A_13	I				-
n A	VREFB6AN0_HPS VREFB6AN0_HPS	HPS_DDR HPS_DDR					C21 D22		HPS_A_14 HPS_WE#			 		
A		HPS_DDR					E18		HPS_A_15					
Α	VREFB6AN0_HPS	HPS_RZQ_0					D21							
		GND					G17							
		GND					F17							
A		HPS_nRST HPS_nPOR	<u> </u>				D18 E15							-
Δ.		HPS_nPOR HPS_TDO			 		E15 B18			 		 		-
^		VCCRSTCLK_HPS					G15							
A		HPS_TMS					D17							
A		HPS_TCK					J13							
A		HPS_TRST					H14							
A		HPS_TDI					F16							
		GND					F15							
Α		HPS_PORSEL HPS_CLK1					G14 C16						 	-
1		HPS_CLK2					E14						 	
A	VREFB7A7B7C7DN0_HPS	TRACE_CLK					B15				TRACE_CLK			HPS_GPIO48
A	VREFB7A7B7C7DN0_HPS	TRACE_D0					D19				TRACE_D0	SPIS0_CLK	UARTO_RX	HPS_GPIO49
A	VREFB7A7B7C7DN0_HPS	TRACE_D1					C15				TRACE_D1		UART0_TX	HPS_GPI050
Α	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	TRACE_D2 TRACE_D3					C20 F13				TRACE_D2 TRACE D3	SPIS0_MISO SPIS0_SS0	I2C1_SDA I2C1_SCL	HPS_GPI051 HPS_GPI052
Α		TRACE_D3 TRACE_D4					F13 C19				TRACE_D3			HPS_GPIO52 HPS_GPIO53
A A		TRACE_D4					C19				TRACE_D4			HPS_GPI053
A		TRACE_D6					B19				TRACE_D6			HPS_GPI055
A	VREFB7A7B7C7DN0_HPS	TRACE_D7					B20				TRACE_D7	SPIS1_MISO	12C0_SCL	HPS_GPI056
A	VREFB7A7B7C7DN0_HPS	SPIMO_CLK					A21				SPIM0_CLK	I2C1_SDA	UARTO_CTS	HPS_GPI057
A		SPIM0_MOSI					A22				SPIM0_MOSI	12C1_SCL	UARTO_RTS	HPS_GPIO58
Α	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	SPIMO_MISO SPIMO_SS0,BOOTSEL0					A20 D14				SPIM0_MISO SPIM0_SS0	CAN1_RX CAN1_TX	UART1_CTS UART1_RTS	HPS_GPIO59 HPS_GPIO60
Α		UARTO RX					A16				UARTO RX			HPS_GPI060 HPS GPI061
A		UARTO_TX,CLKSEL1					E13				UARTO_TX			HPS_GPIO62
A	VREFB7A7B7C7DN0 HPS	12C0_SDA					A15				12C0_SDA	UART1 RX	SPIM1 CLK	HPS GPIO63
A		I2C0_SCL					A18				12C0_SCL	UART1_TX	SPIM1_MOSI	HPS_GPIO64
1	VREFB7A7B7C7DN0_HPS	CAN0_RX					B14 A17				CAN0_RX	UARTO_RX UARTO TX	SPIM1_MISO	HPS_GPIO65
	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	CANO_TX,CLKSEL0 NAND ALE					J11				CAN0_TX NAND ALE		SPIM1_SS0 QSPL_SS3	HPS_GPIO66 HPS_GPIO14
3		NAND_CE					J11 J12				NAND_ALE NAND_CE	RGMII1_TX_CLK RGMII1_TXD0		HPS_GPIO14 HPS_GPIO15
3		NAND_CE NAND_CLE					J9			<u> </u>	NAND_CLE	RGMII1_TXD1		HPS_GPIO16
3	VREFB7A7B7C7DN0_HPS	NAND_RE					D13				NAND_RE	RGMII1_TXD2	USB1_D2	HPS_GPIO17
В	VREFB7A7B7C7DN0_HPS	NAND_RB					H12				NAND_RB	RGMII1_TXD3	USB1_D3	HPS_GPIO18
В	VREFB7A7B7C7DN0_HPS	NAND_DQ0					B13				NAND_DQ0	RGMII1_RXD0		HPS_GPIO19
B	VREFB7A7B7C7DN0_HPS	NAND_DQ1					H10				NAND_DQ1	RGMII1_MDIO	12C3_SDA	HPS_GPIO20
3	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	NAND_DQ2 NAND_DQ3		l		l	C12 H11			 	NAND_DQ2 NAND_DQ3	RGMII1_MDC RGMII1_RX_CTL	USB1_D4	HPS_GPIO21 HPS_GPIO22
В	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	NAND_DQ3					A13				NAND_DQ3			HPS_GPI022 HPS_GPI023
В	VREFB7A7B7C7DN0_HPS	NAND_DQ5					G12				NAND_DQ5	RGMII1_RX_CLK	USB1_D6	HPS_GPI024
3	VREFB7A7B7C7DN0 HPS	NAND DQ6					G10				NAND DQ6	RGMII1 RXD1	USB1_D7	HPS GPIO25
3	VREFB7A7B7C7DN0_HPS	NAND_DQ7					E11				NAND_DQ7	RGMII1_RXD2	 	HPS_GPIO26
5	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	NAND_WP NAND_WE,BOOTSEL2					A12 B12				NAND_WP NAND WE	RGMII1_RXD3	QSPI_SS2	HPS_GPIO27 HPS_GPIO28
3	VREFB/A/B/C/DN0_HPS VREFB7A7B7C7DN0 HPS	QSPI IO0					D11				QSPI IO0	QSPLSS1	USB1 CLK	HPS_GPIO28 HPS_GPIO29
3		QSPI_I01					D11			1	QSPLI01		USB1_STP	HPS_GPIO30
3		QSPI_IO2					F10				QSPLI02		USB1_DIR	HPS GPIO31
3	VREFB7A7B7C7DN0_HPS	QSPI_IO3	-				F11				QSPI_IO3		USB1_NXT	HPS_GPIO32
3	VREFB7A7B7C7DN0_HPS	QSPLSS0,BOOTSEL1					A11				QSPI_SS0			HPS_GPIO33
3	VREFB7A7B7C7DN0_HPS	QSPLCLK					C11				QSPLCLK SDMMC CMD			HPS_GPIO34
	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	10					G9 E8				SDMMC_CMD SDMMC_PWREN	 		HPS_GPIO36 HPS_GPIO37
	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	10					B10				SDMMC_PWREN			HPS_GPIO37 HPS_GPIO38
	VREFB7A7B7C7DN0_HPS	10					A10			<u> </u>	SDMMC_D1	 		HPS_GPIO39
	VREFB7A7B7C7DN0_HPS	Ю					C10							HPS_GPIO44
	VREFB7A7B7C7DN0_HPS	Ю					E9				SDMMC_CCLK_OUT			HPS GPIO45
	VREFB7A7B7C7DN0_HPS	10					F8				SDMMC_D2			HPS_GPIO46
,	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	IO RGMII0_TX_CLK			 		B9			 	SDMMC_D3 RGMII0_TX_CLK	 		HPS_GPIO47 HPS_GPIO0
	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	RGMII0_TX_CLK RGMII0_TXD0		l		l	F7				RGMII0_TX_CLK RGMII0_TXD0	USB1 D0		HPS_GPIO0 HPS_GPIO1
1	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	RGMII0_TXD1					G7			1	RGMII0_TXD1	USB1_D1		HPS_GPI02
	VREFB7A7B7C7DN0_HPS	RGMII0_TXD2					A8				RGMII0 TXD2	USB1 D2		HPS GPIO3
	VREFB7A7B7C7DN0_HPS	RGMII0_TXD3					D8				RGMII0_TXD3	USB1_D3		HPS_GPIO4
	VREFB7A7B7C7DN0_HPS	RGMII0_RXD0					F6				RGMII0_RXD0	USB1_D4		HPS_GPIO5
	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	RGMII0_MDIO RGMII0 MDC					A7				RGMII0_MDIO RGMII0 MDC	USB1_D5	I2C2_SDA	HPS_GPI06
		RGMII0_MDC RGMII0_RX_CTL		l		l	U/ HB			 	RGMII0_MDC RGMII0_RX_CTL	USB1_D6 USB1_D7	I2C2_SCL	HPS_GPIO7 HPS_GPIO8
1	VREFB7A7B7C7DN0_HPS VREFB7A7B7C7DN0_HPS	RGMIID_RX_CTL					D7				RGMII0_TX_CTL			HPS_GPIO9
1		RGMII0_RX_CLK					H9				RGMIIO_RX_CLK	USB1_CLK		HPS_GPIO10
	VREFB7A7B7C7DN0_HPS	RGMII0_RXD1					B7				RGMII0_RXD1	USB1_STP		HPS_GPIO11
	VREFB7A7B7C7DN0_HPS	RGMII0 RXD2		-		-	B8				RGMII0_RXD2	USB1_DIR		HPS_GPIO12
)					1						DOLENO DVDO	USB1_NXT		HPS_GPIO13
)	VREFB7A7B7C7DN0_HPS	RGMII0_RXD3					E0				RGMII0_RXD3	USB1_NX1		
)	VREFB7A7B7C7DN0_HPS VREFB8AN0	RGMII0_RXD3	CLK7p		DIFFIO_RX_T1p	DIFFOUT_T1p	F5				RGMIIU_RXD3	USBI_NXI		
)	VREFB7A7B7C7DN0_HPS	10	CLK7p CLK7n FPIL_TL_CLKOUT0,FPIL_TL_CLKOUTp,FPIL_TL_FB		DIFFIO_RX_T1p DIFFIO_RX_T1n DIFFIO_TX_T4p	DIFFOUT_T1p DIFFOUT_T1n DIFFOUT_T4p	F5 E5 A6				RGMIU_RAD3	USB1_NX1		



Bank	VREF	PinName/Function (2) Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel DIFFIO_RX_T9p	Emulated LVDS Output Channel DIFFOUT_T9p	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	Note (1) HPS Pin Mux Select 0
lumber A	VREFB8AN0	IO CLK6p,FPLL_TL_FBp	Function	Channel DIFFIO RX T9n	Output Channel	C6		DDR3/DDR2 (3)	LPDDR2				
A	VREFB8AN0	IO CLK6n, FPLL TL FBn		DIFFIO_RX_T9n	DIFFOUT T9n	IC5							
iA iA		MSEL0 CONF_DONE	MSEL0 CONE DONE			B4							
A		MSEL1	CONF_DONE MSEL1			A3 E4							
A.		nSTATUS nCE	nSTATUS nCE			B3 A2							
iA iA		MSEL2 MSEL3	MSEL2 MSEL3			A1 C4							
A		MSEL3	MSEL3			C4							
A A		ICONFIG MSEL4	nCONFIG MSEL4			B2 C2							
		GND GND				C1 A14							
		GND GND				A14							
		GND GND				A4 AA14							
		GND GND				AA4 AB1							
		GND				AB11							
		GND GND				AB21 B1							
		GND GND				B11							
		GND GND				B11 B21							
		GND GND				B6 C18							
		GND GND				C3 C8							
		GND				C8							
		GND GND				D1 D15							
		GND GND				E1 E12							
		GND				E12							
		GND GND				E2 E22							
	1	GND GND	1	1	1	E3 F14		-	1	-	 	1	+
		GND GND				F19							
	1	GND GND				F2 F3					1		-
		GND GND				F4							
	-	GND	+ -	H	1	F9			-			-	
		GND GND				G1 G16							
		GND GND				G2 G4							
		GND GND				G4 G5							
		GND GND				G5 G6							
		GND GND				H13 H2							
		GND				H4							
		GND				H5							
		GND GND				J10 J20 J3							
		GND GND				J3							
		GND GND				J5 J7							
		GND GND GND				K1							
		GND GND				K11 K13							
		GND				K13 K17							
		GND GND				K2 K4							
		GND GND GNO				K6 K8							
		GND GND				K8 K9							
		GND				L10							
		GND				L12 L14							
		GND				L2							
		GND				L3							
		GND GND GND				L5 L7							
		GND				L8 M1							
		GND GND				M11							
		GND	1	1	1	M2 M21 M4 M6 M9		L	1	L		1	<u> </u>
	1	GND GND	+		1	M21 M4					 		
		GND GND				M6							
	1	GND	+		1	M9 N1		-		-	1		+
		GND GND				N1 N10							
	1	GND GND	+		1	N12 N18		-		-	1		+
		GND				N2							
		GND GND				N3 N5					-		-
		GND GND				N5 N7							
-		GND GND	1	1	1	N8 P11		<u> </u>	1	<u> </u>		1	+
	1	GND	+		1	P15					 		
		GND GND				P15 P2							
	1	GND GND	+		1	P4 P6 P9 R1		-		-	1		+
		GND				P9							
		GND GND				R1 R12		-		-			
		GND GND				R14 R2							
		GND GND				R2					-		-
	<u> </u>	GND GND				R22 R3						<u> </u>	
-		GND GND	1	1	1	R5 R7		<u> </u>	1	<u> </u>		1	+
	1	GND	+		1	R9					 		
		GND GND				R9 T1							
	1	GND GND	1	1	1	T13 T15		-	1	-	 	1	+
		GND GND				T19 T2							
		GND GND				T2					-		-
	<u> </u>	GND GND				T4 T6						<u> </u>	
-	1	GND GND	1	1	1	T8 U11		L	1	L	l	1	
	1	GND	+		1	U12					 		
		GND GND GND				U12 U13							
			1	1	1	U14		1	1	1	1	1	1

Pin List U19

Page 3 of 12



Version 1.5

													Note (1)
Bank	VREF	PinName/Function (2) Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
umber		GND	Function	Channel				DDR3/DDR2 (3)	LPDDR2				-
		GND				U16 U2							
		GND GND				113							+
		GND GND				U5 U8							
		GND				U9							+
		GND GND				V1 V13							
		GND GND				V13 V3							
		GND				V8							•
		GND GND				W10 W15							-
		GND				W20							+
		GND GND GND				Y1 Y17							
		GND				Y17 Y2							+
		GND GND				Y7							
		GND GND				R16							
		GND VCC				P13 H8							
		VCC				J4 J6							-
		VCC VCC				J8							
		VCC VCC				J8 K3							
		VCC VCC				K5 K7							+
		VCC VCC				L4 L6							
		VCC				L6							
		VCC				M3 M5							
		VCC VCC VCC VCC	_	.	1	M7 M8							4
	 	VCC VCC			1	NIS N4				 			+
		VCC				N4 N6							
	 	VCC VCC	+		1	P3 P5	-	-	1	 	1	1	+
		VCC				P7 P8							
	<u> </u>	VCC			<u> </u>	P8				<u> </u>			+
		VCC VCC			<u> </u>	R4 R6	<u> </u>	L			<u> </u>		
-	1	VCC VCC VCC	1	1		R8 T3	L	L	1	l	-	1	+
		VCC				T5							
		VCC				T7							
		VCC DNU				P17							
		DNU DNU				J2 H1							
		DNU				W2							
		DNU DNU				Y9 C17							+
		DNU				G8							
		VCCPGM VCCPGM				Y4 Y18							+
		VCCPGM VCCBAT				D4 D2							
		VCCBAT VCCIO3A				D2 AB6							+
		VCCIO3A				AB6 W5							-
		VCCIO3B VCCIO4A				AA9 AA19							-
		VCCIO4A VCCIO4A				AB16							
		VCCIO4A				Y12							
		VCCIOSA VCCIOSA				V18 Y22							+
		VCCIO6A_HPS				D20 E17							
		VCCIOBA_HPS VCCIOBA_HPS				E17							+
		VCCIOBA_HPS VCCIOBA_HPS				G21 H18							
		VCCI06A_HPS VCCI06A_HPS				J15 K22							
		VCCIO6A_HPS				L13							
		VCCIO6A_HPS				110							
		VCCIO6B_HPS VCCIO6B_HPS				M16 N13							
		VCCI06B_HPS				P20 R17							
		VCCIO6B_HPS VCCIO6B_HPS				T14							-
		VCCIOBS, IPS VCCIO7A, IPS				U21 A19							
	 	VCCIO7A_HPS VCCIO7A_HPS	1			A19 B16	-	-		1	1		+
		VCCIO7B HPS				B16 C13 G11 D10							
		VCCIO7B_HPS VCCIO7C_HPS			1	G11				<u> </u>			+
		VCCIO7D_HPS				A9			<u> </u>	1		<u> </u>	1
		VCCIO7D_HPS	-	1	1 -	E7				l			+
	 	VCCIOSA VCCPD3A			1	D5 Y6				 			+
		VCCPD3B4A				Y6 AA12							
	 	VCCPD384A VCCPD384A VCCPD384A	1			V12 V14 W13	-	-		1	1		+
		VCCPD3B4A				W13							
	<u> </u>	VCCPD384A VCCPD6A			<u> </u>	W9 T16				<u> </u>			
		VCCPD6A6B_HPS				H16							1
		VCCPD6A6B HPS	_	.		117							4
		VCCPD6A6B_HPS VCCPD6A6B_HPS				L17 M18	+	+			1		+
		VCCPD7A_HPS				G13 F12							
		VCCPD7B_HPS VCCPD7C_HPS	1			F12 E10	-	-		1	1		+
		VCCPD7D_HPS				C9							
	VREFB3AN0	VCCPD8A VREFB3AN0			<u> </u>	D6 AB4				<u> </u>			
	VREFB3BN0	VREFB3BN0		<u> </u>		AA10	<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u>+</u>
	VREFB4AN0	VREFB4AN0 VREFB5AN0	1	1	1	AA20 W19	L	L	1			-	<u> </u>
	VREFB5AN0 VREFB7A7B7C7DN0_HPS	VREFB5AN0 VREFB7A7B7C7DN0_HPS	+		1	W19 B17	-	1	1	 	1	1	+
	VREFB8AN0	VREFB8AN0				B5							
	l	NC NC	1		1	G3 H3			1	l			+
	 	NC NC				R10				<u> </u>			+
•	1	NC	1	1	1	R10 R11	L	L	1	l	-	1	+
	1	NC NC				T10 T11				1			+
		• • • • • • • • • • • • • • • • • • • •								•			



Pin Information for the Cyclone® V 5CSEBA6 Device Version 1.5

Note (1) HPS Pin Mux Select 3 HPS Pin Mux Select 2 HPS Pin Mux Select 1 HPS Pin Mux Select 0

PinName/Function (2)

CORSTOLL HPS
REFE TL.
VICCA FPLL
VICCA MIX
VICCA

Optional Function(s)

Outcome V Device Family Pin Connection Guidelines.
(2) IRS_DOR pins are for memory interface, Prof. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.
(3) RESET pin is only applicable for DDR3 device.

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel

HMC Pin Assignment for DDR3/DDR2 (3)

HMC Pin Assignment for LPDDR2



Note (1) PinName/Function (2) Ontional Function(s) Dedicated Tx/Rx Emulated LVDS U672 DQS for X8 DOS for X16 HMC Pin Assignment for HMC Pin Assignment for LPDDR2 HPS Pin Mux Select 3 HPS Pin Mux Select 2 HPS Pin Mux Select 1 HPS Pin Mux Select 0 AS_DATA3 AS_DATA2 AS_DATA1 VREFB3AN DIFFIO_RX_B1n DIFFIO_TX_B2n DQ1B VREFB3AN0 VREFB3AN0 VREFB3AN0 DIFFIO TX B2p DIFFOUT B2p VREFB3AN0 VREFB3AN0 VREFB3AN0 VREFB3AN0 DQS1B DIFFIO_RX_B3p DIFFIO_TX_B4p DIFFOUT_B3p VREFB3AN0 CLKUSR DIFFIO_RX_B5p DIFFOUT_B5p AC4 DQ1B VREFB3AN0 VREFB3AN0 DIFFIO_TX_B6p DIFFOUT_B6p DIFFIO_RX_B7n DIFF DIFFIO_TX_B8n DIFF VREFB3AN0 DIFFOUT_B8n PR_READY PR_ERROR AD5 DQ1B AF4 VREFB3AN0 VREFB3BN0 VREFB3BN0 VREFB3BN0 U11 DQSn2B AF8 DQ2B DIFFIO_RX_B27n DIFFOUT_B27n DIFFIO_TX_B28n DIFFOUT_B28n VREFB3BN0 VREFB3BN0 DQS2B VREFB3BN0 DIFFIO_RX_B30p DIFFOUT_B30p CLK0n,FPLL_BL_FBn VREFB3BN0 DIFFIO_RX_B31n DIFFOUT_B31n W11 VREFB3BN0 VREFB3BN0 VREFB3BN0 VREFB3BN0 VREFB3BN0 VREFB3BN0 VREFB3BN0 VREFB3BN0 DIFFIO RX B35p DIFFOUT B35p VREFB3BN0 VREFB3BN0 FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn
 DIFFIO_TX_B37n
 DIFFOUT_B37n
 AH4
 DQ3B

 DIFFIO_RX_B38n
 DIFFOUT_B38n
 AD12
 DQ3B
 FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTp,FPLL_BL_FB
 DIFFIO_TX_B37p
 DIFFOUT_B37p
 AG5
 DQ3B

 DIFFIO_RX_B38p
 DIFFOUT_B38p
 AE12
 DQ3B

 DIFFIO_RX_B39n
 DIFFOUT_B39n
 W12
 VREFB3BN0 VREFB3BN0 VREFB3BN0 VREFB3BN0 VREFB3BN0 VREFB4AN0 DIFFIO_TX_B40p DIFFOUT_B40p DIFFIO_TX_B41n DIFFOUT_B41n VREFB4ANO VREFB4ANO VREFB4ANO VREFB4ANO VREFB4ANO U14 DQS4B AG9 VREFB4ANO VREFB4ANO VREFB4ANO VREFB4ANO VREFB4AN0 DIFFIO_RX_B47n DIFFOUT_B47n
 DIFFIO_TX_B48n
 DIFFOUT_B48n
 AH11
 DQ4B

 DIFFIO_RX_B47p
 DIFFOUT_B47p
 Y13
 VREFB4AN0 VREFB4AN0 VREFB4AN0 VREFB4AN VREFB4AN VREFB4AN VREFB4AN VREFB4AN
 DIFFIO_TX_B49p
 DIFFOUT_B49p
 AH12
 DQ5B

 DIFFIO_RX_B50p
 DIFFOUT_B50p
 AF17
 DQ5B
 VREFB4AN0 VREFB4AN0 DIFFIO_TX_B52p DIFFOUT_B52p DIFFIO_TX_B53n DIFFOUT_B53n AG14 AH14 DQ5B DQ1B DIFFIO_RX_B54n DIFFOUT_B54n DIFFIO_TX_B53p DIFFOUT_B53p VREFB4AN0 VREFB4AN0 VREFB4AN0 DIFFIO_RX_B54p DIFFOUT_B54p
 DIFFIO_RX_B55n
 DIFFOUT_B55n
 AA15

 DIFFIO_TX_B56n
 DIFFOUT_B56n
 AH16
 DQ5B
 DQ1B VREFB4AN0 DIFFIO_TX_B56p DIFFOUT_B56p AH17 DQ5B DQ1B AD19 DQ6B AF18 DQ6B AE19 DQ6B VREFB4AN0 VREFB4AN0 DIFFIO_RX_B58n DIFFOUT_B58n DIFFIO_TX_B57p DIFFOUT_B57p DQ1B DQ1B VREFB4AN0 DIFFIO_RX_B58p DIFFOUT_B58p VREFB4AN VREFB4AN VREFB4AN VREFB4AN0 VREFB4AN0 VREFB4AN0 VREFB4AN0
 DIFFIO_TX_B64n
 DIFFOUT_B64n
 AG20
 DQ6B

 DIFFIO_TX_B64p
 DIFFOUT_B64p
 AF20
 DQ6B

 DIFFIO RX B66n
 DIFFOUT B66n
 AF21
 DQ78

 DIFFIO_TX_B65p
 DIFFOUT_B65p
 AG21
 DQ78

 DIFFIO_RX_B66p
 DIFFOUT_B66p
 AF22
 DQ78
 VREFB4AN0 VREFB4AN0 DIFFIO_RX_B67n DIFFOUT_B67n DIFFIO_TX_B68n DIFFOUT_B68n VREFB4ANO VREFB4ANO VREFB4ANO VREFB4ANO VREFB4ANO VREFB4ANO
 DIFFIO_RX_B67p
 DIFFOUT_B67p
 AD23
 DQS7B

 DIFFIO_TX_B69n
 DIFFOUT_B69n
 AH22
 DQ7B
 DQ2B DQ2B DIFFOUT_B70n DIFFOUT_B69p DIFFOUT_B70p DIFFOUT_B72n DIFFIO_RX_B70n VREFB4ANO VREFB4ANO VREFB4ANO VREFB4ANO VREFB4ANO DIFFIO RX B74p DIFFOUT B74p AE24 DQ8B VREFB4ANG DIFFIO_TX_B77n DIFFOUT_B77n VREFB4AN0 VREFB4AN0 DIFFIO_RX_B78n DIFFOUT_B78n DIFFIO_TX_B77p DIFFOUT_B77p AG25 DQ8B DQ2B VREFB4AN0 VREFB4AN0 DIFFIO_RX_B78p DIFFOUT_B78p DIFFIO_TX_B80n DIFFOUT_B80n AF25 AF28



Pin Information for the Cyclone® V 5CSEBA6 Device ATTERA. Version 1.5 Note (1)

The column The	Bank	VREF	PinName/Function (2)	Optional Function(s)	Configuration	Dedicated Tx/Rx	Emulated LVDS	U672	DQS for X8	DQS for X16	HMC Pin Assignment for	HMC Pin Assignment for	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
Company	Number		10	-,	Function	Channel	Output Channel				DDR3/DDR2 (3)	LPDDR2				
Company	5A	VREFB5AN0	0	RZQ_1		DIFFIO_TX_R1p	DIFFOUT_R1p	AF26	DQ1R	DQ28						
Company	5A	VREFB5ANO	10			DIFFIO_RX_R2p	DIFFOUT R2o		DOLD							
Company	5A	VREFB5AN0	10		CRC_ERROR	DIFFIO_RX_R2n	DIFFOUT_R2n	Y19								
Column			10		nCEO		DIFFOUT_R3p	AE25	DQ1R DQ1R							
Column	5A	VREFB5AN0	10		CvP_CONFDONE	DIFFIO_TX_R3n	DIFFOUT_R3n	AD26	DQ1R							
Column			10		DEV OF		DIFFOUT_R4n	Y18	DQ1R							
Column C	5A	VREFB5AN0	10			DIFFIO_RX_R6p	DIFFOUT_R6p	Y16	DQS1R							
Column	5A	VREFB5AN0	10		DEV_CLRn	DIFFIO_TX_R5n	DIFFOUT_R5n	AB23	DQ1R DQSn1P							
The content of the	5A	VREFB5AN0	10			DIFFIO_TX_R7p	DIFFOUT_R7p	AA24	DQ1R							
1985 1985	5A	VREFB5ANO	10			DIFFIO_RX_R8p	DIFFOUT R8p	V16	DQ1R							
Column		VREFB5AN0	10			DIFFIO_RX_R8n	DIFFOUT_R8n	V15	DQ1R							
Column	5B 5B	VREFB5BN0 VPEEB5BN0	10	CLKSp EDIT BB CLKOTTO EDIT BB CLKOTTO EDIT BB EB		DIFFIO_RX_R21p	DIFFOUT_R21p	W21								
	5B	VREFB5BN0	10	CLK5n		DIFFIO_RX_R21n	DIFFOUT_R21n	W20								
Color			10	FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTn		DIFFIO_TX_R22n	DIFFOUT_R22n									
100 100	5B	VREFB5BN0	10	CLK4n,FPLL_BR_FBn		DIFFIO_RX_R23n	DIFFOUT_R23n	W24								
Column	6B	VREFBSBN0 VREFBSBN0 HPS	IO HPS DDR	RZQ_2		DIFFIO_TX_R24n	DIFFOUT_R24n	AB25 AF28			HPS DM 4	HPS DM 4				
March Marc	6B	VREFB6BN0_HPS	HPS_DDR					AD28			HPS_DQ_39	HPS_DQ_39				
Manual	6B	VREFB6BN0_HPS	HPS_DDR					V20			HPS_DQ_37	HPS DQ 37				
Color Colo	6B	VREFB6BN0_HPS	HPS_DDR					V19			HPS_DQ_36	HPS_DQ_36				
## MANUAL COLORS Manual Color Ma								V18			HPS_DQS_4	HPS_DQS_4				
Manual	6B	VREFB6BN0_HPS	HPS_DDR					V17			HPS_DQS#_4	HPS_DQS#_4				
March	6B ep	VREFB6BN0_HPS	HPS_DDR					V25			HPS_DQ_35	HPS_DQ_35				
Column C	6B	VREFB6BN0_HPS	HPS_DDR					AC28			HPS_DQ_34	HPS_DQ_34				
	6B 6B	VREFB6BN0 HPS	HPS DDR				-	T26	 		HPS_DQ_32	HPS_DQ_32				
Company	6B	VREFB6BN0_HPS	HPS_GPI11					U16								
Column	6B 6B	VREFB6BN0_HPS VREFB6BN0_HPS	HPS_DDR HPS_GPI10				1	AB28	+		HPS_DM_3	HPS_DM_3	1		1	
March Marc	6B	VREFB6BN0_HPS	HPS_DDR					AA27								
Colonies	6B	VREFB6BN0_HPS	HPS_DDR HPS_DDR		-	1	1	T24 Y27	+		HPS_DQ_29 HPS_DQ_30	HPS_DQ_29 HPS_DQ_30	1		1	
	6B	VREFB6BN0_HPS	HPS_DDR					R24			HPS_DQ_28	HPS_DQ_28				
Company	6B 6B	VREFB6BN0_HPS	VREFB6BN0_HPS HPS_DDR		ļ	<u> </u>		T27	 							
Color	6B	VREFB6BN0_HPS	HPS_GPI9					Y26								
Column C	6B	VREFB6BN0_HPS	HPS_DDR					T20			HPS_DQS#_3	HPS_DQS#_3				
Columb	6B	VREFB6BN0_HPS	HPS_DDR					R25			HPS DQ 25	HPS DQ 25				
Column C	6B	VREFB6BN0_HPS	HPS_DDR HPS_DDR								HPS_DQ_26	HPS_DQ_26				
10 10 10 10 10 10 10 10		VREFB6BN0_HPS	HPS GPI8								111 0_00_14	111 0_00_24				
Company Comp	6B ep		HPS_GPI7					T16			UPS DM 2	UDS DM 2				
Common	6B	VREFB6BN0_HPS	HPS GPI6					T17								
Company	6B	VREFB6BN0_HPS	HPS_DDR					V27			HPS_DQ_23	HPS_DQ_23				
Column C	6B	VREFB6BN0_HPS	HPS_DDR					R27			HPS_DQ_22	HPS DQ 22				
Company Comp	6B	VREFB6BN0_HPS	HPS_DDR					N26			HPS_DQ_20	HPS_DQ_20				
Commons Common		VREFB6BN0_HPS	HPS_DDR					T19			HPS_DQS_2					
Description Color	6B	VREFB6BN0_HPS	HPS_DDR					V28			HPS_RESET#	HPS_RESET#				
Company Comp	6B	VREFB6BN0 HPS	HPS DDR					U28			HPS DQ 19	HPS_DQ_19				
Contract of 19 20 19 19 19 19 19 19 19 1	6B	VREFB6BN0_HPS														
Column C	6B	VREFB6BN0_HPS	HPS DDR					N24			HPS_DQ_16	HPS_DQ_16				
Green Gree	6B	VREFB6BN0_HPS	HPS_GPI4					R28								
A	6A	VREFB6AN0_HPS	HPS_DDR					P28			HPS_DM_1	HPS_DM_1				
Column C	6A	VREFB6ANO_HPS	HPS_GPI2					R20			UDC DO 46	HDC DO 46				
According March	68	VREERGAND HPS	HPS DDR					M26			HPS DO 13	HPS DO 13				
According March	6A	VREFB6ANO_HPS	HPS_DDR								HPS_DQ_14	HPS_DQ_14				
Martine Mart								L28								
Martine Mart	6A	VREFB6ANO_HPS	HPS_DDR								HPS_DQS_1	HPS_DQS_1				
Output O	6A	VREEBSAND HPS						R18								
Output O	6A	VREFB6ANO_HPS	HPS_DDR HPS_DDR			l		J28			HPS_DQ_11	HPS_DQ_11				
Description Proceedings	6A	VREFB6AN0_HPS	HPS_DDR					J27			HPS_DQ_10	HPS_DQ_10				
ACTION A	6A 6A						-		 		HPS_DQ_8	HPS_DQ_8				
Marting Mart	6A	VREFB6AN0 HPS	HPS GPI0					M25								
Marting Mart	6A 6A	VREFB6ANO_HPS VREFB6ANO_HPS	HPS_DDR HPS_DDR		-		1	G28 F28	+		HPS_DM_0 HPS_DQ_7	HPS_DM_0 HPS_DQ_7				
March Marc	6A	VREFB6ANO_HPS	HPS_DDR					K26			HPS_DQ_5	HPS_DQ_5				
March Marc	6A 6A	VREFB6AN0_HPS	HPS_DDR HPS_DDR		-		1	G27 J26	+		HPS_DQ_6 HPS_DQ_4	HPS_DQ_6 HPS_DQ_4				
A WEFFERMAN PFS MPS DR	6A	VREFB6AN0_HPS	HPS_DDR					G26			HPS_ODT_1	HPS_ODT_1				
March Marc	6A	VREFB6ANO_HPS VREFB6ANO HPS	HPS_DDR HPS_DDR		-		1	R17 D28	+		HPS_DQS_0 HPS_ODT_0	HPS_DQS_0 HPS_ODT_0				
March Marc		VREFB6AN0_HPS	HPS_DDR					R16			HPS_DQS#_0	HPS_DQS#_0				
(A. 1987 (MARCHAN) 1985 1985, DOR 19	6A 6A	VREFB6AN0_HPS	HPS_DDR			1	1		+		HPS_DQ_3	HPS_DQ_3				
A NEFEMAN IPS NEFEMAN IP	6A	VREFB6AN0_HPS	HPS_DDR					E28			HPS_DQ_2	HPS_DQ_2				
NSFEMAN 1995 1995 DDR						1	1		+		HPS_DQ_0	HPS_DQ_0				
A VISEPBAND 1995 1995 DDR	6A	VREFB6AN0_HPS	HPS_DDR					C28			HPS_A_0	HPS_CA_0				
	6A	VREFB6ANO_HPS VREFB6ANO HPS	HPS DDR			1	1	J21	+		HPS A 4	HPS_CA_1 HPS_CA_4				
MSEPANA 1995 1995 DDR	6A	VREFB6AN0_HPS	HPS_DDR					E26			HPS_A_2	HPS_CA_2				
Mail Missensin	6A	VREFB6ANO_HPS VREFB6ANO HPS	HPS_DDR HPS_DDR			l		J20 D26	1		HPS_A_5 HPS_A_3	HPS_CA_5 HPS_CA_3				
Mail Missensin	6A	VREFB6AN0_HPS	HPS_DDR					N21			HPS_CK	HPS_CK				
MISTERMAN 1995 1995 (DDR	6A	VREFB6ANO_HPS VREFB6ANO_HPS	HPS_DDR HPS_DDR			l		C26 N20	1		HPS_A_6 HPS_CK#	HPS CK#				
March Marc	6A	VREFB6ANO_HPS	HPS_DDR					B26			HPS_A_7	HPS_CA_7				
Column C	6A	VREFB6AN0_HPS	HPS_DDR			l		A27	1		HPS_BA_0					
Column C	6A	VREFB6ANO_HPS	HPS_DDR					G25			HPS_BA_2					
	6A	VREFB6ANO_HPS VREFB6ANO_HPS	HPS_DDR HPS_DDR			<u> </u>		A25	+		HPS_CAS# HPS_RAS#					
MA MEPERADA 1995 1995 CR08 MED M	6A	VREFB6AN0_HPS	HPS_DDR					F26			HPS_A_8	HPS_CA_8				
	6A	VREFB6AN0_HPS	HPS_DDR			1		F25	1		HPS A 9	HPS_CA_9				
GA INSERBAND HPS IHPS DDR	6A	VREFB6AN0_HPS	HPS_DDR					B24			HPS_A_11					
6A VREFBAND, IPS IPS DOR 6A VREFBAND, IPS IPS DOR 6A VREFBAND, IPS IPS DOR 6C VREFBAND,						1			1		HPS_A_12					
(6A VISEFBAND HPS HPS DDR C24 HPS A.13 HPS A.14	6A	VREFB6AN0_HPS	HPS_DDR					L20			HPS_CS#_1	HPS_CS#_1				
GA VREFBAND-IPS IPS DDR ESS IPS WE	6A	VREFB6AN0 HPS	HPS DDR					G23	+		HPS A 14					
	6A	VREFB6AN0_HPS	HPS_DDR					E25			HPS_WE#					



Note (1) Dedicated Tx/Rx Emulated LVDS U672 DQS for X8 VRFF PinName/Function (2) Ontional Function(s) DOS for X16 HMC Pin Assignment for DDR3/DDR2 (3) HMC Pin Assignment for LPDDR2 HPS Pin Mux Select 3 HPS Pin Mux Select 2 HPS Pin Mux Select 1 HPS Pin Mux Select 0 VREFB6AN0_HPS VREFB6AN0_HPS HPS_DDR HPS_RZQ_0 HPS_A_15 HPS_nPOR HPS_TDO VCCRSTCLK_HPS
HPS_TMS
HPS_TCK
HPS_TRST
HPS_TDI HPS PORSE VREFB7A7B7C7DN0_HPS TRACE_CLK
VREFB7A7B7C7DN0_HPS TRACE_D1
VREFB7A7B7C7DN0_HPS TRACE_D1
VREFB7A7B7C7DN0_HPS TRACE_D2 TRACE CLK HPS GPIO48 SPISO_CLK SPISO_MOSI SPISO_MISO VREFB7A7B7C7DN0_HPS TRACE_D3 TRACE_D3 SPISO_SS0 HPS_GPIO52 VREFB7A7B7C7DN0_HPS TRACE_D4 VREFB7A7B7C7DN0_HPS TRACE_D5 TRACE_D5 SPIS1_CLK SPIS1_MOS CAN1_RX HPS_GPIO53 HPS_GPIO54 12C0_SD/ VREFB7A7B7C7DN0_HPS TRACE_D6 TRACE_D6 SPIS1_SS0 HPS_GPIO55 VREFB7A7B7C7DN0_HPS TRACE_D7
VREFB7A7B7C7DN0_HPS SPIM0_CLK
VREFB7A7B7C7DN0_HPS SPIM0_MOSI TRACE_D7
SPIM0_CLK
SPIM0_MOSI HPS_GPI056 HPS_GPI058 SPIS1_MIS I2C1_SDA UARTO_CTS VREFB7A787C7DN0_HPS SPIM0_MISO
VREFB7A787C7DN0_HPS SPIM0_MISO
VREFB7A787C7DN0_HPS SPIM0_SS0_BOOTSEL0
VREFB7A787C7DN0_HPS UART0_RX HPS_GPIO60 HPS_GPIO60 SPIMO_MISO SPIMO_SSO UARTO_RX UART1_CTS UART1_RTS SPIM0_SS1 VREFB7A7B7C7DN0_HPS UART0_TX,CLKSEL1
VREFB7A7B7C7DN0_HPS 12C0_SDA UARTO_TX I2CO_SDA CAN0_TX UART1_RX SPIM1_SS1 SPIM1_CLK HPS_GPIO62 HPS_GPIO63 VREFB7A7B7C7DN0_HPS I2C0_SCL VREFB7A7B7C7DN0_HPS CAN0_RX I2C0_SCL CAN0_RX UART1_TX UART0_RX SPIM1_MOSI SPIM1_MISO HPS_GPIO64 HPS_GPIO65 VREFB7A7B7C7DN0_HPS CAN0_TX_CLKSEL0 VREFB7A7B7C7DN0_HPS NAND_ALE VREFB7A7B7C7DN0_HPS NAND_CE CANO_TX NAND_ALE NAND_CE UARTO_TX
RGMIII_TX_CLF
RGMIII_TXD0 SPIM1_SS0 QSPI_SS3 USB1_D0 HPS_GPI066 USB1_D1 USB1_D2 USB1_D3 VREFB7A7B7C7DN0_HPS NAND_CLE VREFB7A7B7C7DN0_HPS NAND_RE NAND_CLE NAND_RE RGMI1_TXD1 RGMI1_TXD2 HPS_GPIO16 HPS_GPIO17 VREEPATAPICTONO HES NAND RE VREEPATAPICTONO HES NAND RE VREEPATAPICTONO HES NAND RE VREEPATAPICTONO HES NAND DOI VREEPATAPICTONO HE NAND DOI VREEPATAPICTONO HES RGMIII_TXD3 RGMIII_RXD0 RGMIII_MDIO RGMIII_MDC RGMIII_RX_C RGMIII_TX_C HPS_GPIO18 HPS_GPIO19 HPS_GPIO20 HPS_GPIO21 HPS_GPIO22 HPS_GPIO23 NAND_RB NAND_DQ0 NAND_DQ1 NAND_DQ2 NAND_DQ3 NAND_DQ4 RGMIII_RX_C RGMIII_RXD1 RGMIII_RXD2 USB1_D6 USB1_D7 NAND_WP NAND_WE RGMIII_RXD3 VREFB7A7B7C7DN0_HPS NAND_WP VREFB7A7B7C7DN0_HPS NAND_WE,BOOTSB QSPI SS2 HPS_GPIO28 QSPI_SS1 VREFB7A7B7C7DN0_HPS QSPI_IO0 VREFB7A7B7C7DN0_HPS QSPI_IO1 QSPI_IO0 QSPI_IO1 USB1_CLK USB1_STP VREFB7A7B7C7DN0 HPS QSPI_IO2 VREFB7A7B7C7DN0_HPS QSPI_IO3 VREFB7A7B7C7DN0_HPS QSPI_SS0_BOOTS QSPI_IO2 QSPI_IO3 QSPI_SS0 HPS_GPIO31 HPS_GPIO32 USB1_NXT VREFB7A7B7C7DN0_HPS QSPI_CLK VREFB7A7B7C7DN0_HPS QSPI_SS1 QSPI_CLK QSPI_SS1 USB0_D0 USB0_D1 USB0_D2 USB0_D3 USB0_D4 VREFB7A7B7C7DN0_HPS SDMMC_CMD VREFB7A7B7C7DN0_HPS SDMMC_PWRI SDMMC_CMD SDMMC_PWR HPS_GPIO36 HPS_GPIO37
 VREFB7A7B7C7DN0_HPS
 SDMMC_D0

 VREFB7A7B7C7DN0_HPS
 SDMMC_D1

 VREFB7A7B7C7DN0_HPS
 SDMMC_D4

 VREFB7A7B7C7DN0_HPS
 SDMMC_D6

 VREFB7A7B7C7DN0_HPS
 SDMMC_D6
 SDMMC_D0 SDMMC_D1 SDMMC_D4 SDMMC_D5 SDMMC_D6 USB0_D5 USB0_D6 HPS_GPIO41 VREEBYA/BYC/DNO, HPS SDMMC, D6
VREEBYA/BYC/DNO, HPS SDMMC, D7
VREEBYA/BYC/DNO, HPS SDMMC, D7
VREEBYA/BYC/DNO, HPS SDMMC, D2
VREEBYA/BYC/DNO, HPS SDMMC, D2
VREEBYA/BYC/DNO, HPS SDMMC, D2
VREEBYA/BYC/DNO, HPS RGMID_TX, CLK SDMMC_D7 HPS_GPIO45 HPS_GPIO46 HPS_GPIO47 HPS_GPIO0 SDMMC CCLK OUT USB0_STP SDMMC_D2 SDMMC_D3 RGMII0_TX_CLK USB0_DIR USB0_NXT VREFB7A7B7C7DN0_HPS RGMI0_TXD0 USB1_D0 RGMII0_TXD0 HPS_GPIO1 VREFB7A7B7C7DN0_HPS RGMI0_TXD1
VREFB7A7B7C7DN0_HPS RGMI0_TXD2 RGMII0_TXD1 RGMII0_TXD2 USB1_D1 USB1_D2 HPS_GPIO2 HPS_GPIO3 VREEPAYBECTONO, HPS RGMID (TXX)
VREEPAYBECTONO HPS RGMID (TXX)
VREEPAYBECTONO HPS RGMID (TXX)
VREEPAYBECTONO HPS RGMID (MXDO
VREEPAYBECTONO HPS RGMID (MXC
VREEPAYBECTONO HPS RGMID (MXC
VREEPAYBECTONO HPS RGMID (MX CTL
VREEPAYBECTON RGMII0_TXD3 HPS_GPIO4 HPS_GPIO5 RGMIO_MDIO RGMIO_MDC RGMIO_RX_C' RGMIO_TX_C' RGMIO_TX_C 12C2_SDA 12C2_SCL HPS_GPI06 HPS_GPI07 HPS_GPI08 HPS_GPI09 HPS_GPI01 USB1 CLE VREFB7A7B7C7DN0_HPS RGMI0_RXD1 VREFB7A7B7C7DN0_HPS RGMI0_RXD2 RGMII0_RXD1 RGMII0_RXD2 USB1_STP USB1_DIR HPS_GPIO11 HPS_GPIO12 VREFB7A7B7C7DN0_HPS RGMII0_RXD3 VREFB8AN0 IO RGMII0_RXD3 USB1_NXT HPS_GPIO13 DIFFIO_RX_T1p FPLL_TL_CLKOUT0,FPLL_TL_CLKOUTp,FPLL_TL_FB
FPLL_TL_CLKOUT1,FPLL_TL_CLKOUTn VREFB8AN0 VREFB8AN0 CLK6p,FPLL_TL_FBp CLK6n,FPLL_TL_FBn DIFFIO_RX_T9p DIFFOUT_T9p DIFFOUT_T9n DIFFIO_RX_T9n MSEL0 CONF_DONE GND AA9 AB24 GND

Pin List U23



Version 1.5
Note (1)

HPS Pin Mux Select 0 Configuration Dedicated Tx/Rx Emulated LVDS U672 DQS for X8 DQS for X16 HMC Pin Assignment for HMC Pin Assignment for HPS Pin Mux Select 3 HPS Pin Mux Select 2 HPS Pin Mux Select 1 Optional Function(s)

Column	Bank Number		Optional Function(s)	Configuration Dedicated Tx/Rx Function Channel			DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2 HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
	Homes	GND		i dilgilori	COMPAN CHARME	AC1		DENSIDENCE IS	LI DUIL			
	_	GND GND				AC2 AC3						
		GND				AD14						
	-	GND				AD22 AD26						
		GND				AD3						
		GND				AD6 AD8						
		GND				AE1						
	_	GND GND				AE16 AE18						
		GND				AE2						
		GND				AE3 AF24						
		GND				AF3						
		GND				AG1 AG17						
		GND				AG2						
		GND				AG7						
		GND				AH20						
		GND				B15						
		GND				B20						
		GND				B22						
		GND				B27						
		GND				B3						
		GND										
		GND				C1						
		GND				C2	<u> </u>			<u></u>	<u> </u>	
March		GND				C3				1	-	
		GND				D16	-			1		
		GND				E1						
		GND				E19	-			1		
		GND				E22						
December December	\perp	 GND				E24				-		
December December		GND										
000	-	GND				E9						
Mile		GND										
Mile		GND				G2						
Mile		GND				H11						
Color		GND				H15						
Color		GND										
Column		GND				H24						
		GND				H27 H3						
		GND				H4						
		GND				H6						
		GND				J1						
		GND GND				19						
		GND				J5						
Color		GND GND				J9 K11						
		GND				K12						
		GND				K14 K16						
		GND				K20						
		GND										
Color		GND				K8						
Color		GND				L10						
Color		GND				L13						
Color		GND				L17						
Color		GND			_	L19				1		
Color	<u> </u>	GND				L24	<u> </u>			<u></u>	<u> </u>	
Column C		GND				L27				1	-	
GO		GND				L5						
GO	\perp	GND				LB	-			1		
GO		GND				M10						
GO	H-	GND				M11	-					
Good		GND				M16	L			<u> </u>		
GRO	H-	GND				M20 M3	-					
GRO		GND										
GRO	\perp	GND				N1 N12	-			1		
Color		GND				N15	L			<u> </u>		
Color		GND			_	N17				1		
Color	-	GND				N2	 			1		
Color		GND				N3						
SND P12 SND SND P12 SND SND							 	1		1	1	
GREEN PRO PR		GND				P12						
GREEN PRO PR	-	GND				P16 P18	 					
GREEN PRO PR		GND				P20						
GREEN PRO PR	<u> </u>	GND GND				P25 P3			<u> </u>		1	
GND		GND				P5						
OND R11	<u> </u>						<u> </u>		<u> </u>		<u> </u>	
GND		GND				R11						
CON CON		GND							<u> </u>		1	
SAS SAS		GND				R2						
No		GND								1		
CND		GND				T10						
12	-	GND				T14						
GND U12 U12		GND				U1	<u> </u>				<u> </u>	
		GND				U12		L		1		



Def		0 10 10-4,											Note (1)
	Bank	VREF	PinName/Function (2)	Optional Function(s)	Configuration Dedicated Tx/Rx	Emulated LVDS	U672 DQS for X8	DQS for X16	HMC Pin Assignment for	HMC Pin Assignment for HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
	Number		GND		Function Channel	Output Channel	U17		DDR3/DDR2 /3)	LPDDR2			
			GND				U2						
			GND				U24						
			GND				U27						
			GND				I JK						
			GND				V14						
Column			GND										
Column			GND				V9						
Column			GND				W16						
March Marc							W18						
March Marc			GND				W3						
March Marc			GND GND				W4 Y12						
March Marc			GND				Y14						
			GND GND				Y20 Y25						
			GND				Y3						
			GND				V26 V21						
			VCC				J11						
			VCC				L11						
													i
			VCC				M12						
			VCC				M15						
			VCC					-				1	
			VCC				N11						
Column			VCC				N12 N14						-
Column			VCC				N9						
			VCC					 	 			1	
			VCC				P14						
C			VCC				P15 R10	 	 			1	
C			VCC				R12						
Column			VCC				R14 R9	 					
Second			VCC				T15						
Second			VCC				L4						
March Marc			VCC				T4						
Column			VCC				MS NS						
March			VCC				R5						
March			VCC				15 U26						
Display			DNU				A2						
Display			DNU				D1						
Discrepance			DNU				D2						
Mile			DNU				H2						
March Marc							M1						
Mile			DNU				T1						
March Marc			DNU				T2 V4						
March Marc			DNU				Y2						
March Marc			DNU				AD1 AD2						
Control Cont			DNU				U8						
Control Cont			DNU				AE14 D23						
COORD			DNU				E12						
COM COM			VCCPGM				Y10 AD24						
COORD			VCCPGM				H10						
COORD			VCCIO3A				AA5						
COCOM			VCCIO3A				W9						
COCOM			VCCIO3B				AE10						
MAN MAN			VCCIO3B VCCIO3B				AE13 AG4	<u> </u>	<u> </u>	 			
COOM			VCCIO4A				AA16						
NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS NCCOMA			VCCIO4A VCCIO4A				AE21 AF14	 	 			1	
NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS NCCOMA			VCCIO4A				AF19						
NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS NCCOMA			VCCIO4A VCCIO4A				AG12 AG22	 	+		 	1	
NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS NCCOMA			VCCIO4A				AH15						
NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS NCCOMA			VCCIO4A VCCIO4A				AH25 W13	 	+		 	1	
NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS NCCOMA			VCCIOSA				AC25						
NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS C27 NCCOMA_MPS NCCOMA			VCCIOSB				W17 W25	 	+		 	1	
NCOCAL JPS NE			VCCIO6A_HPS				C25						
COCOM, IPS COC			VCCIO6A_HPS VCCIO6A_HPS				F27	 	 			1	
COCOM, IPS COC	•		VCCIOSA_HPS				G24					1	
NCOMB HPS			VCCIO6A_HPS VCCIO6A_HPS										
NCOMB HPS			VCCIOSA_HPS				L26 M21						
VCOMB JHPS			VCCIO6B_HPS				AD27						
VCOMB JHPS			VCCIOSB_HPS				P27	-				1	
VCCOMB HPS			VCCIO6B_HPS				T25						
COORD FIRS			VCCIO6B_HPS				U18	-				1	
COORD PS			VCCIO7A_HPS				C20						
COORD PS	•		VCCIO7A_HPS				D18					1	
MCOOPD HIS													
NCOMP NCOM			VCCIO7C_HPS				B10 DE						
			VCCIO7D_HPS				G5						
	_		VCCIOBA VCCPDRA				E7	<u> </u>	<u> </u>	 			
			VCCPD3B4A				AA14						
VCPP086A R018 VCPP086A R021 VCPP086A							AD13	—					
VICCPRISEA			VCCPD3B4A				AD18						
			VCCPD3B4A VCCPD3B4A				AD21 AD9	 	 				

Pin List U23

/*/I H	rb b)/^/
/ A 1 L	

Pin Information for the Cyclone® V 5CSEBA6 Device

															Note (1)
Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		VCCPD5A					Y21								
		VCCPD5B					W19								
		VCCPD6A6B_HPS					K21								
		VCCPD6A6B_HPS					K24								
		VCCPD6A6B_HPS					M24								
		VCCPD6A6B_HPS					P21								
		VCCPD6A6B_HPS					P24								
		VCCPD7A_HPS					E21								
		VCCPD7B_HPS					E17								
		VCCPD7C_HPS					E14								
		VCCPD7D_HPS					E13								
		VCCPD8A					E10								
3A	VREFB3AN0	VREFB3AN0					AE5								
3B	VREFB3BN0	VREFB3BN0					AF12								
4A	VREFB4AN0	VREFB4AN0					AF16								
5A	VREFB5AN0	VREFB5AN0					AC26								
5B	VREFB5BN0	VREFB5BN0					AA25								
	VREFB7A7B7C7DN0 HPS	VREFB7A7B7C7DN0 HPS					D19								
8A	VREFB8AN0	VREFB8AN0					D9								1
		VCCRSTCLK HPS					F22								
		RREF TL					B1								1
		VCCA FPLL					K6								1
		VCCA_FPLL					P4								1
		VCCA FPLL					114								
		VCCA_FPLL					W5								1
		VCCA FPLL					.14								
		VCCA FPLL					AA21								1
		VCCA_FPLL					M4								1
		VCCA_FPLL					R4								1
		VCC_AUX					AC21								1
		VCC AUX					AC8								1
		VCC_AUX					AD15								
		VCC_AUX					E15								1
		VCC_AUX					F8								
		VCC_AUX_SHARED					F21								-
		VCCPLL_HPS					H23								1
		VCC_HPS					U21								-
		VCC_HPS			1		K17								-
		VCC HPS				1	L16								+
		VCC_HPS			1		L18								+
		VCC HPS				1	M17								+
		VCC_HPS			1		M18								+
		VCC_HPS			t	+	M19	+			+	+		+	+
		VCC HPS				+	N16		-		1				+
		VCC_HPS			t	+	N18	+			+	+		+	+
		VCC HPS				+	P17		-		1				+
		VCC_HPS VCC HPS				+	P17		-		1				+

Pin List U23

Notes:

(1) For not below information about pin definitions and pin connection guidelines, refer to the
Only For not below information about pin definitions and pin connection guidelines, refer to the
Only for the Connection Consistence.

(2) INPS_DOR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.

(3) RESET pin is only applicable for DORS device.



Pin Information for the Cyclone® V 5CSEBA6 Device Version 1.5

Version Number	Date	Changes Made
1.0	10/18/2012	Initial release.
1.1	1/17/2013	A pin that was marked as VCC_HPS has been corrected to VCCRSTCLK_HPS
1.2	3/25/2013	Updated the following pin names: - Changed SDMMC_CLK_IN to SDMMC_FB_CLK_IN - Changed SDMMC_CLK to SDMMC_CCLK_OUT
1.3	9/30/2014	 Remove corresponding bank number from VCCRSTCLK_HPS pin. Changed HMC Pin Assignment for DDR3 to HMC Pin Assignment for DDR3/DDR2. Added note 3.
1.4	1/4/2016	Removed the USB0 pin from Pin List U19.
1.5	12/23/2016	-Renamed SDMMC_FB_CLK_IN to HPS_GPIO44.