REVIEW		1	
Project: EMC08 - Digital	Author: Thiago S	antos	
Subject: Project Definitions	Date: 18/08/20	10	
Local: Digital A lab	Team Leader:	Team Leader:	
	Vinícius Amaral		

Participants:

Name	Group	Name	Group
Vinícius		Eloi	
Jonatas		Inácio	
Thiago		Dino	
Valéria		Julierme	
Pedro		Gabriela	
Hugo			
Marcelo			
Felipe			
Liz			
Harney			

Issues Discussed:

Item		Actions	Responsible	Date
	Verilog Cod	de Convention presented	Vinicius, Pedro,	18/08
1	_	e sent to redmine.	Thiago	
	Specman C	ode Convention	Dino, Harney	20/08
2	- to be defin			
	Cycle Machine Policy		Thiago, Pedro,	-
	Every modu	le receives a cycle machine cycle	Dino	
	(block_name	e_cm_i) from Baud Rate module, with 50% of		
3	duty cycle.			
	SFR Read F	Policy	Thiago, Pedro,	-
4	Machine Cy	cle high level	Vinícius	
	SFR Write I	Policy	Thiago, Pedro,	-
5	Machine Cy	cle Falling Edge (1 clock cycle)	Vinícius	
	Cycle Mach	nine	Thiago, Pedro,	20/08
	Initial definit	ion: 4 Clock Cycles for cycle machine	Vinícius	
6	To be confir	med latter		
	Define "Block not Completed Verified"		Vinícius	18/08
7				
	Bus Control Function		Jonatas,	
	Remains out of Core and with same functions		Gabriela	
8	Reason: core needs 1 CM to read/write in SFR regs.			
Relate	ed	EMC08_digA_verilog_co		
)00111	nventions ndf			

Related	EMC08_digA_verilog_co
Documents:	nventions.pdf

Email to:		
•		
•		
•		
•		
•		