

_	Nota	
L		


# SSC0512 - Elementos de Lógica Digital

# Projeto ULA - Entrega 01

Nome	N.º USP
Daniel De Marco Fucci	11218639
João Vitor de Mello Gomes	11218622
Pedro Fernando Christofoletti dos Santos	11218560




#### 1. Meio Somador






## 2. Somador Completo




#### 3. Somador de 4 Bits






#### 4. Meio Subtrator






# 5. Subtrator Completo





## 6. Subtrator de 4 bits






## 7. Divisor por 2




		OUTPUT S0
Α	INPUT VCC	OUTPUT S1
В	INPUT VCC	OUTPUT S2
С	INPUT VCC	OUTPUT S3
D	INPUT VCC	
8. Multiplio	cador por 2	
8. Multiplio	cador por 2	OUTPUT
8. Multiplio	eador por 2  INPUT VCC  INPUT VCC	OUTPUT S0
	cador por 2	OUTPUT S0 OUTPUT S1
8. Multiplic	eador por 2  INPUT VCC  INPUT VCC	

#### 9. ULA






## 10. Decoder de 7 segmentos



# 11. Registrador





# 12. Projeto Completo

