

&lt;Load instruction&gt;

LD.W	Load word
	Load of word data

- [Instruction format] (1) LD.W disp16 [reg1] , reg2  
 (2) LD.W disp23 [reg1] , reg3

- [Operation] (1)  $adr \leftarrow GR[reg1] + \text{sign-extend}(disp16)$   
 $GR[reg2] \leftarrow \text{Load-memory}(adr, \text{Word})$   
 (2)  $adr \leftarrow GR[reg1] + \text{sign-extend}(disp23)$   
 $GR[reg3] \leftarrow \text{Load-memory}(adr, \text{Word})$

- [Format] (1) Format VII  
 (2) Format XIV

- [Opcode]
- (1) 

15	031	16
rrrrr111001RRRRR	ddddddddddddddd1	

  
Where ddddddddddddddd is the higher 15 bits of disp16.
- (2) 

15	031	1647	32
00000111100RRRRR	wwwwwwdddd01001	DDDDDDDDDDDDDDDD	

  
Where RRRRR = reg1, wwwww = reg3.  
dddddd is the lower side bits 6 to 1 of disp23.  
DDDDDDDDDDDDDDDD is the higher 16 bits of disp23.

- [Flags] CY --  
 OV --  
 S --  
 Z --  
 SAT --

- [Description] (1) Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address. Word data is read from this 32-bit address, and stored in general-purpose register reg2.  
 (2) Adds the word data of general-purpose register reg1 to the 23-bit displacement data, sign-extended to word length, to generate a 32-bit address. Word data is read from this address, and stored in general-purpose register reg3.

&lt;Store instruction&gt;

ST.W	Store word
Storage of word data	

- [Instruction format] (1) ST.W reg2, disp16 [reg1]  
 (2) ST.W reg3, disp23 [reg1]

- [Operation] (1)  $\text{adr} \leftarrow \text{GR}[\text{reg1}] + \text{sign-extend}(\text{disp16})$   
                   Store-memory (adr, GR [reg2], Word)  
 (2)  $\text{adr} \leftarrow \text{GR}[\text{reg1}] + \text{sign-extend}(\text{disp23})$   
                   Store-memory (adr, GR [reg3], Word)

- [Format] (1) Format VII  
 (2) Format XIV

- [Opcode]
- (1) 

15	031	16
rrrrr111011RRRRR	ddddd	1

  
Where ddddd is the higher 15 bits of disp16.
- (2) 

15	031	1647	32
00000111100RRRRR	wwwwwwddd01111	DDDDDDDDDDDDDDDD	

  
Where RRRRR = reg1, wwwww = reg3.  
ddd is the lower side bits 6 to 1 of disp23.  
DDDDDDDDDDDDDDDD is the higher 16 bits of disp23.

- [Flags] CY --  
 OV --  
 S --  
 Z --  
 SAT --

- [Description] (1) Adds the data of general-purpose register reg1 to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address and stores the word data of general-purpose register reg2 to the generated 32-bit address.  
 (2) Adds the data of general-purpose register reg1 to the 23-bit displacement data, sign-extended to word length, to generate a 32-bit address and stores the lowest word data of general-purpose register reg3 to the generated 32-bit address.