
01. Arquivos VHDL'S

02.



03.

a)

	PRÓXIMO ESTADO								
ESTA DO	W=0	W=1	R1 Out	R1 In	R2 Out	R2 In	R3 Out	R3 In	Done
Α	Α	В	0	1	0	0	1	0	1
В	C	C	0	0	1	0	0	1	0
С	Α	Α	1	0	0	1	0	0	0

b)

	ATU	JAL	W=0	w=0	w=1	w=1
	y1	y2	y1	y2	y1	y2
А	0	0	0	0	0	1
В	0	1	1	0	1	0
С	1	0	0	0	0	0
_	1	1	_	-	-	-

c)

Y1:

	y1y2	y1y2	y1y2	y1y2
	00	01	11	10
W=0	0	1	-	0
W=1	0	1	-	0

Y2:

	y1y2	y1y2	y1y2	y1y2
	00	01	11	10
W=0	0	0	-	0
W=1	1	0	-	0

d)

e)

