<u>Introdução à Arquitetura de Computadores</u>



μArquitetura Single-cycle - III - Exercícios

Instruções adicionais

- sll shift left logical
- lui load upper immediate
- slti set on less than immediate
- jal jump and link
- jr jump register
- ori or immediate

A. Nunes da Cruz / **DETI - UA**

Junho / 2021

Stides JP.

Exercícios SC (1) - Enunciado

Consulte o Apêndice B para a definição das instruções (Tabelas B.1 e B.2). Faça uma cópia da Figura 7.11 (*Datapath*) para desenhar as modificações. Assinale os novos sinais de controlo.

Faça uma cópia da Tabela 7.3 (*Main Decoder*) e da Tabela 7.2 (ALU Decoder) para anotar as modificações. Descreva quaisquer outras alterações relevantes.

Exercício 7.3

Modifique o CPU Single-cycle para adicionar suporte para uma das seguintes instruções:

- (a) sll
- (b) lui
- (c) slti
- (d) blez

Exercício 7.4

Repita o Exercício 7.3 para as seguintes instruções:

- (a) jal
- (b) Ih
- (c) jr
- (d) srl
- ori (extra)

© A. Nunes da Cruz


IAC - MIPS - Single-cycle - III - Exercícios


1/23


Pergentos do teste


Opcode	Name	Description	Opcode	Name	Description	
000000 (0)	R-type	all R-type instructions	011100 (28)	mul rd, rs, rt	multiply (32-bit result)	
000001 (1) (rt = 0/1)	bltz rs, label / bgez rs, label	branch less than zero/branch greater than or equal to zero	(func = 2) 100000 (32)	lbrt, imm(rs)	load byte	
000010 (2)	j label	jump 100001 (33) 18		lh rt, imm(rs)	load halfword	
000011 (3)	jal label	jump and link	100011 (35) lw rt, imm(rs) load word		load word	
000100 (4)	beq rs, rt, label	branch if equal	100100 (36)	load byte unsigned		
000101 (5)	bne rs, rt, label	branch if not equal	100101 (37) Thurt, imm(rs) load ha		load halfword unsigned	
000110 (6)	blez rs, label	branch if less than or equal to zero	101000 (40)	sb rt, imm(rs)	store byte	
000111 (7)	bgtz rs, label	branch if greater than zero	101001 (41)	sh rt, imm(rs)	store halfword	
001000 (8)	addirt,rs,imm	add immediate	101011 (43)	sw rt, imm(rs)	store word	
001001 (9)	addiu rt, rs, imm	add immediate unsigned	110001 (49)	lwcl ft, imm(rs)	load word to FP coprocessor 1	
001010 (10)	slti rt, rs, imm	set less than immediate	111001 (56)	swcl ft, imm(rs)	store word to FP coprocessor 1	
001011 (11)	sltiu rt, rs, imm	set less than immediate unsigned				
001100 (12)	andi rt, rs, imm	and immediate				
001101 (13)	ori rt, rs, imm	or immediate	tipo-J: j, jal		j, jai	
001110 (14)	xori rt, rs, imm	xor immediate		tipo-l:	slti, ori, lui	
001111 (15)	lui rt, imm	load upper immediate			, . , .	
010000 (16) (rs = 0/4)	mfc0 rt, rd / mtc0 rt, rd	move from/to coprocessor 0				
010001 (17)	F-type	fop = 16/17: F-type instructions				
010001 (17) (rt = 0/1)	bclflabel/ bcltlabel	fop = 8: branch if fpcond is FALSE/TRUE				


	Table	B.2 R-type instructions, sorted by funct t	Table B.2 R-type instructions, sorted by funct fie				
Funct	Name	Description	Funct	Name	Description		
000000 (0)	sll rd, rt, shamt	shift left logical	100000 (32)	add rd, rs, rt	add		
000010 (2)	srl rd, rt, shamt	shift right logical	100001 (33)	addu rd, rs, rt	add unsigned		
000011 (3)	sra rd, rt, shamt	shift right arithmetic	100010 (34)	sub rd, rs, rt	subtract		
000100 (4)	sllv rd, rt, rs	shift left logical variable	100011 (35)	subu rd, rs, rt	subtract unsigned		
000110 (6)	srlv rd, rt, rs	shift right logical variable	100100 (36)	and rd, rs, rt	and		
000111 (7)	srav rd, rt, rs	shift right arithmetic variable	100101 (37)	or rd, rs, rt	or		
001000 (8)	jr rs	jump register	100110 (38)	xor rd, rs, rt	xor		
001001 (9)	jalr rs	jump and link register	100111 (39)	nor rd, rs, rt	nor		
001100 (12)	syscall	system call	101010 (42)	slt rd, rs, rt	set less than		
001101 (13)	break	break	101011 (43)	sltu rd, rs, rt	set less than unsigned		
010000 (16)	mfhi rd	move from hi					
010001 (17)	mthi rs	move to hi					
010010 (18)	mflo rd	move from lo					
010011 (19)	mtlo rs	move to lo		tipo-R:	sll, jr		
011000 (24)	mult rs, rt	multiply					
011001 (25)	multurs, rt	multiply unsigned					
011010 (26)	div rs, rt	divide					
011011 (27)	divu rs, rt	divide unsigned					























Instruction	Op _{5:0}	RegWrite	RegDst _{1:0}	AluSrc	Branch	MemWrite	MemToReg	ALUOp _{1:0}	Jump	Jal
R-type	000000	1	01	0	0	0	0	10	0	0
lw	100011	1	00	1	0	0	1	00	0	0
sw	101011	0	XX	1	0	1	Х	00	0	0
beq	000100	0	XX	0	1	0	Х	01	0	0
addi	001000	1	00	1	0	0	0	00	0	0
j	000010	0	XX	X	Χ	0	X	XX	1	0
jal	000011	1	10	X	X	0	X	XX	1	1
lodificaçõe 1. +1 linha 2. +1 saída 3. Jump: Es	para Op(ı = <mark>Jal</mark>	ecoder: Code=jal		Verda	de do <i>l</i>	Main dec	oder para	ı jal	JTA	PC4

