

# EE 201C

## Project 2

[Due on Feb 29, 2013]

Submit code and report to:

On Campus Students: Xiao shi([xshi2091@gmail.com](mailto:xshi2091@gmail.com))



Online Students: Wei Wu ([weiw@seas.ucla.edu](mailto:weiw@seas.ucla.edu))

Email Subject: EE201C\_PRJ1\_Name\_UID

# Failure Probability Estimation of SRAM Bit-Cell

- Problem: Given the variations of six threshold voltages in one SRAM bit-cell, try to use Monte Carlo and Quasi-Monte Carlo to estimate the failure probability considering reading access failure.
- Six random variables: each Gaussian variable models the process variation on one threshold voltage; the mean and standard deviation are given.
- Use Monte Carlo and Quasi-Monte Carlo to generate samples of these random variables.
- Simulate these samples with any SPICE simulation tools (e.g., hspice, spectre, ngspice, Ltspice, etc.).
- Calculate the figure-of-merit and failure probability: plot two figures to clearly show the convergence of your estimation process.

# Reading Access Failure of SRAM bit-cell



- Initially, BL and BLB are **pre-charged** to '1' (high voltage).
- When reading the SRAM cell, the WL becomes '1', and hold for a while.
- When WL becomes '1', the BLB starts to **discharge from high voltage**, and produces a **voltage difference  $\Delta V$**  between it and BL.
- The time for BLB to produce a large enough  $\Delta V$  is  $t_d$ .
- If  $t_d$  is larger than the threshold, this leads to a **reading failure**.

# STEPS

- (1) Netlist (provided)

```
1 test the normal SRAM_cell during reading status
2 *45nm technology
3 *test using hspice C-2009.09-SP1
4
5
6 * BSIM4 model file
7 .include "../45nm_bsim4.txt"
8 .param nvth1 = vthn1
9 .param nvth2 = vthn2
10 .param nvth3 = vthn3
11 .param nvth4 = vthn4
12
13 .param pvth1 = vthp1
14 .param pvth2 = vthp2
15
16 .param lmda = 0.05u
17
18 .GLOBAL UDD!
19 .PARAM UDD = 1.3
20
21
22 .PARAM BITCAP = 1e-12
23 CBL BLB 0 BITCAP
24 CBLB BL 0 BITCAP
25
26 .option post=1
27
28 * one inverter
29 MPL data ndata vdd_node vdd_node pmos1 l='2*lmda' w='6.5*lmda'
30 MNL data ndata 0 0 nmos1 l='2*lmda' w='7.5*lmda'
31
```

declare six random variables

- (1) Netlist (cont.)

```
43 * SRAM control signals
44 v_wd word 0 DC=VDD
45
46 * Initial status
47 .IC V(bit) = VDD
48 .IC V(nbit) = VDD
49
50 * SRAM Initial Value
51 .nodeset v(data)=VDD
52 .nodeset v(ndata)=0
53
54
55
56 * Simulation/Analysis settings
57 .temp 27
58 .op
59 .tran 1ps 30ps SWEEP DATA=data
60
61
62 *** .DATA goes here
63 .include "../sweep_data_mc"
64
65 * Outputs
66 .print v(bit) v(nbit)
67 .option post=1
68
69
70 .end
```

Include the data file  
containing samples

- (2) generate samples in Matlab and write samples into data file (file name is “sweep\_data\_mc”)

```
% write input file -
fp1 = fopen([path,'/sweep_data_mc'],'w');
fprintf(fp1, '.DATA data\n');
fprintf(fp1, 'vthp1 vthp2 vthn1 vthn2 vthn3 vthn4\n');
for a = 1:num
    for b = 1:6
        fprintf(fp1, '%e\t', sample(b,a));
    end
    fprintf(fp1, '\n');
end
fprintf(fp1, '.ENDDATA\n');
fclose(fp1);
```

NMOS:

nominal: 0.466


standard deviation: 0.0466

PMOS:

nominal: -0.4118

standard deviation: 0.04118


sweep\_data\_mc



```
.DATA data
vthp1 vthp2 vthn1 vthn2 vthn3 vthn4
-4.689974e-001 -4.352734e-001 4.033184e-001 4.250936e-001 5.561480e-001 4.454504e-001
-3.994472e-001 -3.878639e-001 4.860415e-001 4.642179e-001 4.354452e-001 4.650910e-001
-4.628508e-001 -4.069125e-001 4.049511e-001 3.995278e-001 5.050741e-001 3.812365e-001
-4.212593e-001 -3.706952e-001 3.525092e-001 4.938265e-001 4.508054e-001 3.942045e-001
-4.606722e-001 -3.938518e-001 5.124492e-001 5.143030e-001 5.171882e-001 4.548818e-001

-4.048194e-001 -4.484024e-001 4.555632e-001 5.443233e-001 4.979355e-001 4.446302e-001
-4.706913e-001 -3.731160e-001 4.603148e-001 4.713754e-001 4.955397e-001 4.475328e-001
-3.618851e-001 -4.428855e-001 4.692261e-001 5.071763e-001 4.854085e-001 5.242950e-001
-4.475827e-001 -3.885075e-001 3.919548e-001 4.716359e-001 4.808368e-001 4.140370e-001
-3.954146e-001 -4.358929e-001 5.463290e-001 5.341201e-001 4.711644e-001 4.888523e-001
-4.084437e-001 -3.812864e-001 4.183331e-001 5.157581e-001 4.941270e-001 4.528994e-001
.ENDDATA
```

- (3) run simulations on these samples to get their performance merits.
  - run transient simulation on each sample : `.tran 1ps 30ps SWEEP DATA=data`
  - calculate the voltage difference between BL and BLB:  $v(\text{bit}) - v(\text{nbit})$
  - if voltage difference larger than **1.296 volt (based on hspice simulation results)**, this sample is successful. Otherwise, this is a failed sample.
  - With different SPICE simulator, the failure probability would be **different**. This is okay only if you can demonstrate the **convergence figures of your estimation!**



- (4) Plot two figures regarding figure-of-merit and failure probability.
  - Figure of Merit (FOM): extensively used to quantify the accuracy of probability estimation

$$\rho = \frac{\sqrt{\sigma_{\mathcal{P}_r}^2}}{\mathcal{P}_r}.$$

$\mathbf{Pr}$  is the probabilistic estimation  $\sigma_{\mathcal{P}_r}$  is the standard deviation of  $\mathbf{Pr}$ .

- Figure-of-Merit: should be smaller than 0.05 so as to stop the Monte Carlo and Quasi Monte Carlo method.



- (5) The figure-of-merit and failure probability for Monte Carlo method. You should generate similar figures for your own **MC and Quasi-MC** methods.




figure-of-merit:=0.05882 and failure probability:=0.017571 with total 7000 samples

# Submission List

- the **values** of failure probability along with figure-of-merit for your MC and QMC methods.
- the **figures** including FOM and failure probability for MC and QMC (there should be **four figures** in total!)
- the **matlab code** to generate samples and write them into data file.

**Due on Feb. 29, 2013 midnight!**