Jinming Zhuang*, Shaojie Xiang*†, Hongzheng Chen†, Niansong Zhang†, ZhuopingYang, Tony Mao†, Zhiru Zhang† and Peipei Zhou

FPGA'25

Brown University; Cornell University[†] Equal Contribution*

jinming_zhuang@brown.edu peipei_zhou@brown.edu

https://peipeizhou-eecs.github.io/

https://github.com/arc-research-lab/Aries









Heterogenous Architectures for Continuous Compute Scaling

Parameter Size of AI Models Increases Exponentially



Heterogenous Architectures for Continuous Compute Scaling


Parameter Size of AI Models Increases Exponentially



Devices with AIE-V1



Devices with AIE-ML





AIE Tile


> AIE Tile


AIE Tile


AIE Tile



















Fragmented abstraction for parallelism & data movement



Assign the workload to an AIE


L3 External Memory

Fragmented abstraction for parallelism & data movement




- Assign the workload to an AIE
- Specify location of each tile


L3 External Memory




- Assign the workload to an AIE
- Specify location of each tile
- Define connections of the tiles



- Assign the workload to an AIE
- Specify location of each tile
- Define connections of the tiles
- L2 → L1 DMA instructions
- L3 → L2 DMA instructions




- Assign the workload to an AIE
- Specify location of each tile
- Define connections of the tiles
- L2 → L1 DMA instructions
- L3 → L2 DMA instructions
- L1 memory lock acquire/release



- Assign the workload to an AIE
- Specify location of each tile
- Define connections of the tiles
- L2 → L1 DMA instructions
- L3 → L2 DMA instructions
- L1 memory lock acquire/release
- Scale out to multi AIEs

Fragmented abstraction for parallelism & data movement

A simplified abstraction is highly needed to improve productivity




- Assign the workload to an AIE
- Specify location of each tile
- Define connections of the tiles
- L2 → L1 DMA instructions
- L3 → L2 DMA instructions
- L1 memory lock acquire/release
- Scale out to multi AIEs

Lack of a unified representation for the entire heterogenous systems

- Lack of a unified representation for the entire heterogenous systems
 - MLIR-AIE^[1] Flow


- Lack of a unified representation for the entire heterogenous systems
 - MLIR-AIE^[1] Flow

Customized AIE Design




- Lack of a unified representation for the entire heterogenous systems
 - MLIR-AIE^[1] Flow

Fixed function PL without user-defined logics



- Lack of a unified representation for the entire heterogenous systems
 - MLIR-AIE^[1] Flow Customizations on FPGA cannot be explored

Fixed function PL without user-defined logics




Lack of a unified representation for the entire heterogenous systems

- Lack of a unified representation for the entire heterogenous systems
 - Vitis Flow


- Lack of a unified representation for the entire heterogenous systems
 - Vitis Flow




- Lack of a unified representation for the entire heterogenous systems
 - Vitis Flow




- Lack of a unified representation for the entire heterogenous systems
 - Vitis Flow






- Lack of a unified representation for the entire heterogenous systems
 - Vitis Flow



- Lack of a unified representation for the entire heterogenous systems
 - Vitis Flow
 How to improve the productivity?
 How to optimize the design holistically?



Challenges

Solutions

Challenges

 Fragmented abstraction for parallelism and data movement

Solutions

 ARIES Python-Based programming interface that provides higher level abstraction for parallelism and data movement of AIE

Challenges

Fragmented abstraction for parallelism and data movement

Lack of a unified representation for the entire heterogenous systems

Solutions

- ARIES Python-Based programming interface that provides higher level abstraction for parallelism and data movement of AIE
- ARIES Multi-Level Intermediate Representation (MLIR)-Based middle end with IRs and optimizations for different heterogenous component

Challenges

Fragmented abstraction for parallelism and data movement

 Lack of a unified representation for the entire heterogenous systems


• Extensibility and portability for different backends and future AIE architectures


Solutions


- ARIES Python-Based programming interface that provides higher level abstraction for parallelism and data movement of AIE
- ARIES Multi-Level Intermediate Representation (MLIR)-Based middle end with IRs and optimizations for different heterogenous component
- White-box open-sourced framework
 https://github.com/arc-research-lab/Aries


ARIES Compilation Flow Overview


User Programs

















Higher-level Abstraction:


- Explicit intra/inter AIE parallelism
- Simplified data movement
- Free of hardware details(locks, tiles)


Hardware-agnostic Opts:

Dataflow graph optimizations

Hardware dependent Opts under a unified representation:

- Single AIE → AIEVec Dialect
- AIE Array → ARIES ADF Dialect
- PL → MLIR Builtin Dialects






ARIES Tile Programming Model


1 Defining whole workload: @task_top()

- ARIES Tile Programming Model
- 1 Defining whole workload: @task_top()

- ARIES Tile Programming Model
- 1 Defining whole workload: @task_top()




- ARIES Tile Programming Model
- 1 Defining whole workload: @task_top()




$$i, j, k = (0, 0, 0)$$

- ARIES Tile Programming Model
- 1 Defining whole workload: @task_top()



$$i, j, k = (0, 0, 1)$$


- ARIES Tile Programming Model
- 1 Defining whole workload: @task_top()



$$i, j, k = (0, 1, 0)$$


ARIES Tile Programming Model

1 Defining whole workload: @task_top()



$$i, j, k = (0, 1, 1)$$

- ARIES Tile Programming Model
- 1 Defining whole workload: @task_top()



$$i, j, k = (0, 1, 1)$$


ARIES Tile Programming Model

ARIES Tile Programming Model

2 Single tile workload definition: @task_kernel()

ARIES Tile Programming Model

```
Single tile workload definition: <a href="mailto:@task_kernel">@task_kernel</a>()
@task kernel()
def compute(TileA: float32[32, 32],
              TileB: float32[32, 32],
              TileC: float32[32, 32]):
  for i0 in range(0, 32):
    for j0 in range(0, 32):
        for k0 in range(0, 32):
           TileC[i0, j0] += TileA[i0, k0] * TileB[k0, j0]
```



ARIES Tile Programming Model

3 ARIES APIs for abstracted data transfer: @task_tile()

ARIES Tile Programming Model

```
(3) ARIES APIs for abstracted data transfer: <a href="mailto:@task_tile()">@task_tile()</a>
 @task tile()
 def gemm(A: float32[32, 64], B: float32[64, 64],
           C: float32[32, 64]):
     i, j, k = aries.tile_ranks() # Get grid ids
     TI, TJ, TK = aries.tile_sizes()
     L1_A = aries.buffer((TI, TK), "float32")
     L1_B = aries.buffer((TK, TJ), "float32")
     L1 C = aries.buffer((TI, TJ), "float32")
```


ARIES Tile Programming Model

```
ARIES APIs for abstracted data transfer: @task tile()
@task tile()
def gemm(A: float32[32, 64], B: float32[64, 64], L3 memory
        iC: float32[32, 64]):
    i, j, k = aries.tile_ranks() # Get grid ids
    TI, TJ, TK = aries.tile_sizes()
    L1_A = aries.buffer((TI, TK), "float32")
    L1_B = aries.buffer((TK, TJ), "float32")
    L1 C = aries.buffer((TI, TJ), "float32")
```


L3 Mem


64

32




ARIES Tile Programming Model





ARIES Tile Programming Model


```
64
  ARIES APIs for abstracted data transfer: @task tile()
                                                          32
@task_tile()
i, j, k = aries.tile_ranks() # Get grid ids
    TI, TJ, TK = aries.tile_sizes()
    L1_A = aries.buffer((TI, TK), "float32")।
   L1_B = aries.buffer((TK, TJ), "float32")
L1_C = aries.buffer((TI, TJ), "float32")
L1_C = aries.buffer((TI, TJ), "float32")
       L2 mem and ShimDMA will be inferred
      Tiles, locks, buffer descriptor IDs ... are
       handled automatically (1997)
```





ARIES Tile Programming Model

L3 Mem



AIE


ARIES Tile Programming Model


```
64
                                                                64
  ARIES APIs for abstracted data transfer: @task tile()
                                                         32
                                                                                 B2
                                                                  A1
                                                                       X
                                                                            B0
@task tile()
def gemm(A: float32[32, 64], B: float32[64, 64],
                                                                                 B3
                                                                            B1
         C: float32[32, 64]):
    i, j, k = aries.tile_ranks() # Get grid ids
    TI, TJ, TK = aries.tile_sizes()
    L1_A = aries.buffer((TI, TK), "float32")
    L1_B = aries.buffer((TK, TJ), "float32")
                                                                                   L<sub>1</sub> B
    L1_C = aries.buffer((TI, TJ), "float32")
   ti = aries.arange(i*TI, (i+1)*TI)
   tj = aries.arange(j*TJ, (j+1)*TJ)
                                                                                   AIE
   !tk = aries.arange(k*TK, (k+1)*TK)
                                                Transfer n-d slicing of data
   L1_A = aries.load(A, (ti, tk))
   L1_B = aries.load(B, (tk, tj))
                                                    between L3 & L1
   L1_C = aries.load(C, (ti, tj))
    compute(L1_A, L1_B, L1_C)
   aries.store(L1_C, C, (ti, tj))
```

ARIES Tile Programming Model

```
64
                                                                  64
  ARIES APIs for abstracted data transfer: <a href="mailto:@task tile">@task tile</a>()
                                                           32
                                                                                   B2
                                                                          X
                                                                              B0
@task tile()
def gemm(A: float32[32, 64], B: float32[64, 64],
                                                                                    B3
                                                                              B1
         C: float32[32, 64]):
    i, j, k = aries.tile_ranks() # Get grid ids
    TI, TJ, TK = aries.tile_sizes()
    L1_A = aries.buffer((TI, TK), "float32")
    L1_B = aries.buffer((TK, TJ), "float32")
                                                                                      L1 B
    L1_C = aries.buffer((TI, TJ), "float32")
    ti = aries.arange(i*TI, (i+1)*TI)
    tj = aries.arange(j*TJ, (j+1)*TJ)
                                                                                      AIE
   !tk = aries.arange(k*TK, (k+1)*TK)
                                                 Transfer n-d slicing of data
    L1_A = aries.load(A, (ti, tk))
   L1_B = aries.load(B, (tk, tj))
                                                      between L3 & L1
   L1_C = aries.load(C, (ti, tj))
    compute(L1_A, L1_B, L1_C)
   aries.store(L1_C, C, (ti, tj))
```

- ARIES Tile Programming Model
- 4 Specify primitives for optimization






- ARIES Tile Programming Model
- 4 Specify primitives for optimization


```
gemm_task = top(A, B, C)


sch = Schedule(gemm_task)
sch.parallel(gemm_task, [i=1, j=2, k=2])
sch.vectorize(gemm_task, axis=0, factor=[8])
sch.to("VCK190")
sch.build()
```






- ARIES Tile Programming Model
- 4 Specify primitives for optimization





- ARIES Tile Programming Model
- 4 Specify primitives for optimization

L3 Mem




AIE 2

AIE 3

GEMM Example: ARIES MLIR-Based Middle End

Global optimizations




GEMM Example: ARIES MLIR-Based Middle End

Global optimizations

Hardware-agnostic data reuse pattern detections

L3 Mem

32



Global optimizations

Hardware-agnostic data reuse pattern detections


L3 Mem

32 A0 A1

64

B0 B2 B1 B3


= C0 C1




Global optimizations

Hardware-agnostic data reuse pattern detections

L3 Mem







Global optimizations

Hardware-agnostic data reuse pattern detections


L3 Mem







Global optimizations

Hardware-agnostic data reuse pattern detections










Global optimizations

Hardware-agnostic data reuse pattern detections









Local optimizations & automation

Local optimizations & automation



Local optimizations & automation










Local optimizations & automation











Local optimizations & automation


Conceptual graph to hardware features





Extract L2 Buffer







Local optimizations & automation


Conceptual graph to hardware features





Materialize connections from/to AIE







Local optimizations & automation


Conceptual graph to hardware features





Materialize connections within AIE







Local optimizations & automation


Conceptual graph to hardware features





Core placement






Local optimizations & automation


Conceptual graph to hardware features





ShimDMA/IO placement







Experiment Setup







Specification	\mathbf{NPU}	Versal
Platform	AMD Ryzen™ 9 7940HS CPU	AMD Versal 7nm VCK190
Frequency	AIE-ML-1L@1GHz	AIE@1GHz, PL@220MHz
Software Tools	MLIR-AIE, Vitis 2023.2	Vitis 2023.1
AIEs	20 AIE-MLs	400 AIEs (no Mem-tiles)
L1 Memory	$20 \times 64 \text{KB} = 1.25 \text{MB}$	$400 \times 32 \text{KB} = 12.5 \text{MB}$
L2 Memory	$5 \times 512 \text{KB Mem-tiles}$	~20MB SRAMs in PL side













NPU Backend: Performance and Lines of Code Comparison for Constructing AIE Array
 ARIES provides simplified abstractions for data movement




 NPU Backend: Performance and Lines of Code Comparison for Constructing AIE Array ARIES provides simplified abstractions for data movement Users are free of the detailed hardware controls (Tiles, locks, bd ids, ShimDMAs)













Versal Backend: GEMM Performance

15.9 INT16 TOPS, 2.1x over AutoMM 45.9 INT8 TOPS, 1.6x over AutoMM INT16 Performance (TOPS)



INT8 Performance (TOPS)



- Versal Backend: GEMM Performance
- 1 Higher Comm. Efficiency between AIE & PL
 - Finer-grained data transfer mechanism & wider
 PLIO port width are applied

- Versal Backend: GEMM Performance
- ① Higher Comm. Efficiency between AIE & PL
 - Finer-grained data transfer mechanism & wider
 PLIO port width are applied
- ② More efficient AIE core and IO placement

DType	Work	PLIOs	AIEs	TOPS
INT16	ARIES	164	352 (88%)	15.86
	CHARM	120	288 (72%)	10.03
	AutoMM	120	288 (72%)	7.51
INT8	ARIES	152	320 (80%)	45.94
	CHARM	104	192 (48%)	31.31
	AutoMM	104	192 (48%)	28.15

- Versal Backend: GEMM Performance
- ① Higher Comm. Efficiency between AIE & PL
 - Finer-grained data transfer mechanism & wider
 PLIO port width are applied

 The unified representation enables hardware aware optimizations

Config IO in AIE & Corresponding adjustment in PL

② More efficient AIE core and IO placement

DType	Work	PLIOs	AIEs	TOPS
	ARIES	164	352 (88%)	15.86
INT16	CHARM	120	288 (72%)	10.03
	AutoMM	120	288 (72%)	7.51
INT8	ARIES	152	320 (80%)	45.94
	CHARM	104	192 (48%)	31.31
	AutoMM	104	192 (48%)	28.15

Versal Backend: GEMM Performance

- ① Higher Comm. Efficiency between AIE & PL
 - Finer-grained data transfer mechanism & wider
 PLIO port width are applied
- The unified representation enables hardware aware optimizations
 - Config IO in AIE & Corresponding adjustment in PL

② More efficient AIE core and IO placement

DType	Work	PLIOs	AIEs	TOPS
	ARIES	164	352 (88%)	15.86
INT16	CHARM	120	288 (72%)	10.03
	AutoMM	120	288 (72%)	7.51
	ARIES	152	320 (80%)	45.94
INT8	CHARM	104	192 (48%)	31.31
	AutoMM	104	192 (48%)	28.15

ARIES end-to-end flow provides good extensibility and reusability

Optimizations can be implemented by adding or replacing a single pass in ARIES with other automations reused

Versal Backend: Multilayer perceptron (MLP)


Versal Backend: Multilayer perceptron (MLP)

Parameter	Value
#Head	96
Head Dim	128
Embed Dim	12288
MLP Ratio	4


Versal Backend: Multilayer perceptron (MLP)

Parameter	Value
#Head	96
Head Dim	128
Embed Dim	12288
MLP Ratio	4

FP32 Performance (TFLOPS)



Multi-layer Overall AIE Efficiency




Versal Backend: Multilayer perceptron (MLP)

4.5 TFLOPS overall throughput


1.4x gain over AutoMM

FP32 Performance (TFLOPS)



Parameter	Value
#Head	96
Head Dim	128
Embed Dim	12288
MLP Ratio	4

Multi-layer Overall AIE Efficiency



• Versal Backend: Tensor Operations Performance

• Versal Backend: Tensor Operations Performance

- 2 $TTMc: D(i, j, k) + = A(i, l, m) \times B(l, j) \times C(m, k)$

- Versal Backend: Tensor Operations Performance


- $(2) TTMc: D(i, j, k) += A(i, l, m) \times B(l, j) \times C(m, k)$

~30 Lines of code

- Versal Backend: Tensor Operations Performance


- $(2) TTMc : D(i, j, k) += A(i, l, m) \times B(l, j) \times C(m, k)$


~30 Lines of code



- Versal Backend: Tensor Operations Performance

~30 Lines of code





Key Takeaways

- ARIES is the first work that proposes a unified representation for the heterogeneous system that enables holistic optimization
- ARIES provides a simplified abstraction for constructing AIE that greatly improves the productivity reliving users from detailed hardware controls
- ARIES end-to-end flow has good extensibility and reusability providing the opportunities for potential optimizations and design space exploration

ARIES Open-source GitHub Repo

https://github.com/arc-research-lab/Aries









Thank You & Welcome to Questions

ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines

The ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA' 25)

Jinming Zhuang*, Shaojie Xiang*†, Hongzheng Chen†, Niansong Zhang†, ZhuopingYang, Tony Mao†, Zhiru Zhang† and Peipei Zhou



Brown University; Cornell University[†] Equal Contribution^{*}



Cornell University







Thank You & Welcome to use ARIES

ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines


The ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA' 25)

Jinming Zhuang*, Shaojie Xiang*†, Hongzheng Chen†, Niansong Zhang†, ZhuopingYang, Tony Mao†, Zhiru Zhang† and Peipei Zhou



Brown University; Cornell University[†] Equal Contribution^{*}










GEMM Example: ARIES Python-Based Frontend

- ARIES Tile Programming Model:
- 5 Construct multi-layer applications: @task_top()


One-monolithic overlay



GEMM Example: ARIES Python-Based Frontend

- ARIES Tile Programming Model
- 5 Construct multi-layer applications: @task_top()

Spatial Acc design comm via L3



GEMM Example: ARIES Python-Based Frontend

- ARIES Tile Programming Model
- 5 Construct multi-layer applications with PL: @task_pl()

```
@task_pl()
def softmax(CIN: float32[32, 64], CO: float32[32, 64]):
   # Find max
# Exp sum
   return
@task top()
def top(A: float32[32, 64], B: float32[64, 64],
        C: float32[32, 64], D: float32[32, 64]):
    grid0 = (1, 2, 2)
    tile size = (32, 32, 32)
    gemm task = gemm[grid0, tile size](A, B, C)
    softmax task = softmax(C, D)
    return gemm_task, softmax_task
```

Spatial Acc design comm via L3

