SCLS069C - NOVEMBER 1988 - REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- High-Current 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W)
 Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J)
 300-mil DIPs

description


These bus buffer gates feature independent line drivers with 3-state outputs. Each output is disasbled when the associated output-enable (\overline{OE}) input is high.

The SN54HCT125 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HCT125 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE (each gate)

INPU	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
н	Χ	Z

SN54HCT125...J OR W PACKAGE SN74HCT125...D OR N PACKAGE (TOP VIEW)




SN54HCT125 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol[†]



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54HCT125, SN74HCT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCLS069C - NOVEMBER 1988 - REVISED MAY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 2): D package	127°C/W
N package	78°C/W
Storage temperature range, T _{stq}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

			SN	54HCT1	25	SN	74HCT1	25	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	\$ 5.5	4.5	5	5.5	V
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2	Š	7/	2			V
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	75	0.8	0		0.8	V
٧ _I	Input voltage		0	1	VCC	0		VCC	V
٧o	Output voltage		0	2	VCC	0		VCC	V
t _t	Input transition (rise and fall) time		o ^C	5	500	0		500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

SCLS069C - NOVEMBER 1988 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	Т	A = 25°C	;	SN54HCT125		SN74HCT125		UNIT
PARAMETER			vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	VI = VIH or VIL	$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		V
VOH	AI = AIH OL AIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Vol	VI = VIH or VIL	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL	AI = AIH OL AIL	$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33]
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC}$ or 0,	$V_I = V_{IH} \text{ or } V_{IL}$	5.5 V		±0.01	±0.5	4	±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	5.5 V			8	25	160		80	μΑ
ΔI _{CC} †	One input at 0.5 V one of the of the order o		5.5 V		1.4	2.4	OHO	3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10*		10	pF

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		TO V		T _A = 25°C		SN54HCT125		SN74HCT125		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
	Δ.	V	4.5 V		15	26		39		33	no	
^t pd	A	Y	5.5 V		12	23		35		30	ns	
	ŌĒ		V	4.5 V		18	28		42		35	no
^t en		T	5.5 V		15	25	Q	38		31	ns	
4		Ē Y	4.5 V		15	26	, , ,	39		33	no	
^t dis	ŌĒ		 	5.5 V		13	23	70	35		30	ns
t _t			4.5 V		8	15	A.	22		19		
		Any	5.5 V		7	14		21		17	ns	

switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	FROM TO		T,	ղ = 25°C	;	SN54H	CT125	SN74H	CT125	UNIT
PARAMETER	(INPUT)		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
.	t _{pd} A	Υ	4.5 V		19	36		58		46	no	
rbq			5.5 V		16	32		48		42	ns	
	ŌĒ	ŌĒ Y	4.5 V		25	40		60		50	no	
^t en			T	'	5.5 V		21	35	3	53		43
t _t		Any	4.5 V		17	42	0	63		53		
			5.5 V		14	38	Q	57		48	ns	

operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	35	pF


[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

PARAMETER MEASUREMENT INFORMATION



PARA	/IETER	RL	CL	S1	S2	
1	tPZH	tPZH 1 kΩ		Open	Closed	
t _{en}	^t PZL	1 K22	or 150 pF	Closed	Open	
	tPHZ	1 k Ω	50 pF	Open	Closed	
^t dis	tPLZ	1 K22	30 pr	Closed	Open	
t _{pd} or t _t			50 pF or 150 pF	Open	Open	





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.

PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated