

2Gb DDR3 SDRAM

Lead-Free&Halogen-Free (RoHS Compliant)

H5TQ2G83DFR-xxC

H5TQ2G63DFR-xxC

H5TQ2G83DFR-xxI

H5TQ2G63DFR-xxI

^{*} Hynix Semiconductor reserves the right to change products or specifications without notice.



Revision History

Revision No.	History	Draft Date	Remark
0.01	Preliminary version release	July. 2011	Preliminary
0.02	Add temperature information in feature	Aug. 2011	Preliminary
0.03	update operation frequency	Oct. 2011	Preliminary
0.04	update IDD 1600,1866,2133	Nov. 2011	Preliminary
0.05	update IDD data	Nov. 2011	Preliminary
0.06	update IDD data (x8)	Dec. 2011	Preliminary
0.07	update Pakage Dimension (x16) - Corrected Pakage Dimension (Page 34, 78 Balls to 96Balls)	Dec. 2011	Preliminary
0.08	update IDD data	Feb.2012	Page 24, all IDD specs are completed



Description

The H5TQ2G83DFR-xxC, H5TQ2G63DFR-xxC, H5TQ2G83DFR-xxI, H5TQ2G63DFR-xxI are a 2,147,483,648-bit CMOS Double Data Rate III (DDR3) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth. Hynix 2Gb DDR3 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

Device Features and Ordering Information

FEATURES

- VDD=VDDQ=1.5V +/- 0.075V
- Fully differential clock inputs (CK, CK) operation
- Differential Data Strobe (DQS, DQS)
- On chip DLL align DQ, DQS and DQS transition with CK transition
- DM masks write data-in at the both rising and falling edges of the data strobe
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable CAS latency 5, 6, 7, 8, 9, 10, 11, 12, 13 and 14 supported
- Programmable additive latency 0, CL-1, and CL-2 supported
- Programmable CAS Write latency (CWL) = 5, 6, 7, 8
- Programmable burst length 4/8 with both nibble sequential and interleave mode
- BL switch on the fly

- 8banks
- Average Refresh Cycle (Tcase 0 °C~95°C)
 - 7.8 μs at 0°C ~ 85 °C
 - 3.9 μ s at 85°C ~ 95 °C Commercial Temperature(0°C ~ 85 °C) Industrial Temperature(-40°C ~ 95 °C)
- · Auto Self Refresh supported
- JEDEC standard 78ball FBGA(x8), 96ball FBGA(x16)
- Driver strength selected by EMRS
- Dynamic On Die Termination supported
- · Asynchronous RESET pin supported
- · ZQ calibration supported
- TDQS (Termination Data Strobe) supported (x8 only)
- · Write Levelization supported
- · 8 bit pre-fetch

^{*} This product in compliance with the RoHS directive.



ORDERING INFORMATION

Part No.	Configuration	Power Consumption	Temperature	Package	
H5TQ2G83DFR-*xxC	256M x 8	Normal Consumption	Commercial	78ball FBGA	
H5TQ2G83DFR-*xxI	230W X 0	Normal Consumption	Industrial	70ball 1 box	
H5TQ2G63DFR-*xxC	128M x 16	Normal Consumption	Commercial	96ball FBGA	
H5TQ2G63DFR-*xxI	TZOW A TO	Normal Consumption	Industrial	70ball I box	

^{*} xx means Speed Bin Grade

OPERATING FREQUENCY

Speed Grade			Remark									
(Marking)	CL5	CL6	CL7	CL8	CL9	CL10	CL11	CL12	CL13	CL14	(CL-tRCD-tRP)	
-G7	667	800	1066	1066							DDR3-1066 7-7-7	
-H9	667	800	1066	1066	1333	1333					DDR3-1333 9-9-9	
-PB	667	800	1066	1066	1333	1333	1600				DDR3-1600 11-11-11	
-RD		800	1066	1066	1333	1333	1600		1866		DDR3-1866 13-13-13	
-TE		800	1066	1066	1333	1333	1600		1866	2133	DDR3-2133 14-14-14	

^{*} xx means Speed Bin Grade



x8 Package Ball out (Top view): 78ball FBGA Package

		1	2	3	4	5	6	7	8	9		
			1									
	Α	VSS	VDD	NC				NU/TDQS	VSS	VDD	Α	
	В	vss	VSSQ	DQ0				DM/TDQS	VSSQ	VDDQ	В	
	С	VDDQ	DQ2	DQS				DQ1	DQ3	VSSQ	С	
ĺ	D	VSSQ	DQ6	DQS				VDD	vss	VSSQ	D	
ĺ	Е	VREFDQ	VDDQ	DQ4				DQ7	DQ5	VDDQ	Е	
ĺ	F	NC	vss	RAS				СК	vss	NC	F	
	G	ODT	VDD	CAS				CK	VDD	CKE	G	
	Н	NC	cs	WE				A10/AP	ZQ	NC	Н	
	J	vss	BA0	BA2				NC	VREFCA	vss	J	
	K	VDD	А3	A0				A12/BC	BA1	VDD	K	
	L	vss	A5	A2				A1	A4	vss	L	
	M	VDD	A7	A9				A11	A6	VDD	М	
	N	VSS	RESET	A13				A14	A8	vss	N	
		1	2	3	4	5	6	7	8	9		

	1 2 3	7 8 9
A B C D	000000000000000000000000000000000000000	000
F		000
G	000	000
Н	000	000
J	000	000
K	000	000
L	000	000
M	000	000
N	000	000

(Top View: See the balls through the Package)

- O Populated ball
- + Ball not populated



x16 Package Ball out (Top view): 96ball FBGA Package

		1	2	3	4	5	6	7	8	9	
			1		1				T		
Α		VDDQ	DQU5	DQU7				DQU4	VDDQ	VSS	Α
В		VSSQ	VDD	vss				DQSU	DQU6	VSSQ	В
С		VDDQ	DQU3	DQU1				DQSU	DQU2	VDDQ	С
D		VSSQ	VDDQ	DMU				DQU0	VSSQ	VDD	D
E		vss	VSSQ	DQL0				DML	VSSQ	VDDQ	Е
F		VDDQ	DQL2	DQSL				DQL1	DQL3	VSSQ	F
G		VSSQ	DQL6	DQSL				VDD	vss	VSSQ	G
Н		VREFDQ	VDDQ	DQL4				DQL7	DQL5	VDDQ	Н
J		NC	vss	RAS				СК	vss	NC	J
K		ODT	VDD	CAS				CK	VDD	CKE	K
L		NC	cs	WE				A10/AP	ZQ	NC	L
M		vss	BA0	BA2				NC	VREFCA	VSS	M
N		VDD	А3	A0				A12/BC	BA1	VDD	N
Р		vss	A5	A2				A1	A4	VSS	P
R		VDD	A7	A9				A11	A6	VDD	R
Т		vss	RESET	A13				NC	A8	vss	Т
	ı	-	1			1	1	<u> </u>	<u> </u>		
		1	2	3	4	5	6	7	8	9	

	1 2 3	7 8 9
Α	000	000
В	000	000
С	000	000
D	000	000
E	000	000
F	000	000
G	000	000
Н	000	000
J	000	000
K	000	000
L	000	000
M	000	000
N	000	000
Р	000	000
R	000	000
T	000	0

(Top View: See the balls through the Package)

- O Populated ball
- + Ball not populated



Pin Functional Description

Symbol	Туре	Function
CK, CK	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$.
CKE, (CKE0), (CKE1)	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, $\overline{\text{CK}}$, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
<u>CS</u> , (<u>CS</u> 0), (<u>CS1),</u> (<u>CS2</u>), (<u>CS3</u>)	Input	Chip Select: All commands are masked when \overline{CS} is registered HIGH. \overline{CS} provides for external Rank selection on systems with multiple Ranks. \overline{CS} is considered part of the command code.
ODT, (ODT0), (ODT1)	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, \overline{DQS} and DM/TDQS, NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x4/x8 configurations. For x16 configuration, ODT is applied to each DQ, DQSU, \overline{DQSU} , DQSL, DQSL, DMU, and DML signal. The ODT pin will be ignored if MR1 is programmed to disable ODT.
RAS. CAS. WE	Input	Command Inputs: \overline{RAS} , \overline{CAS} and \overline{WE} (along with \overline{CS}) define the command being entered.
DM, (DMU), (DML)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by Mode Register A11 setting in MR1.
BA0 - BA2	Input	Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.
A0 - A15	Input	Address Inputs: Provide the row address for Active commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC have additional functions, see below). The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge).A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC	Input	Burst Chop: A12 / BC is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details.



Symbol	Туре	Function
RESET	Input	Active Low Asynchronous Reset: Reset is active when RESET is LOW, and inactive when RESET is HIGH. RESET must be HIGH during normal operation. RESET is a CMOS rail-to-rail signal with DC high and low at 80% and 20% of VDD, i.e. 1.20V for DC high and 0.30V for DC low.
DQ	Input / Output	Data Input/ Output: Bi-directional data bus.
DQU, DQL, DQS, DQS, DQSU, DQSU, DQSL, DQSL	Input / Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS, DQSL, and DQSU are paired with differential signals DQS, DQSL, and DQSU, respectively, to provide differential pair signaling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.
TDQS, TDQS	Output	Termination Data Strobe: TDQS/ $\overline{\text{TDQS}}$ is applicable for x8 DRAMs only. When enabled via Mode Register A11 = 1 in MR1, the DRAM will enable the same termination resistance function on TDQS/ $\overline{\text{TDQS}}$ that is applied to DQS/ $\overline{\text{DQS}}$. When disabled via mode register A11 = 0 in MR1, DM/ $\overline{\text{TDQS}}$ will provide the data mask function and $\overline{\text{TDQS}}$ is not used. x4/x16 DRAMs must disable the TDQS function via mode register A11 = 0 in MR1.
NC		No Connect: No internal electrical connection is present.
NU		No Use
V _{DDQ}	Supply	DQ Power Supply: 1.5 V +/- 0.075 V
V _{SSQ}	Supply	DQ Ground
V_{DD}	Supply	Power Supply: 1.5 V +/- 0.075 V
V _{SS}	Supply	Ground
V _{REFDQ}	Supply	Reference voltage for DQ
V _{REFCA}	Supply	Reference voltage for CA
ZQ	Supply	Reference Pin for ZQ calibration

Note:

Input only pins (BA0-BA2, A0-A15, RAS, CAS, WE, CS, CKE, ODT, DM, and RESET) do not supply termination.



ROW AND COLUMN ADDRESS TABLE

2Gb

Configuration	256Mb x 8	128Mb x 16
# of Banks	8	8
Bank Address	BAO - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP
BL switch on the fly	A12/BC	A12/BC
Row Address	A0 - A14	A0 - A13
Column Address	A0 - A9	<mark>A0 - A9</mark>
Page size ¹	1 KB	2 KB

Note1: Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered. Page size is per bank, calculated as follows:

page size = 2 COLBITS * ORG ÷ 8

where COLBITS = the number of column address bits, ORG = the number of I/O (DQ) bits



Absolute Maximum Ratings

Absolute Maximum DC Ratings

Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
VDD	Voltage on VDD pin relative to Vss	- 0.4 V ~ 1.975 V	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	- 0.4 V ~ 1.975 V	V	1,3
V _{IN} , V _{OUT}	Voltage on any pin relative to Vss	- 0.4 V ~ 1.975 V	V	1
_	Storage Temperature	-55 to +100	°C	1, 2

Notes:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the
 device. This is a stress rating only and functional operation of the device at these or any other conditions above
 those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must not be greater than 0.6XVDDQ, When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.

DRAM Component Operating Temperature Range Temperature Range

Symbol	Parameter	Rating	Units	Notes
	Normal Operating Temperature Range	0 to 85	°C	1,2
OPER	Extended Temperature Range (Optional)	85 to 95	°C	1,3

Notes:

- 1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 85°C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
 - a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to the DIMM SPD for option availability
 - b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b).



AC & DC Operating Conditions

Recommended DC Operating Conditions

Recommended DC Operating Conditions

			Rating				
Symbol	Parameter	Min.	Тур.	Max.	Units	Notes	
VDD	Supply Voltage	1.425	1.500	1.575	V	1,2	
VDDQ	Supply Voltage for Output	1.425	1.500	1.575	V	1,2	

Notes:

- 1. Under all conditions, VDDQ must be less than or equal to VDD.
- 2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.



IDD and IDDQ Specification Parameters and Test Conditions IDD and IDDQ Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. Figure 1. shows the setup and test load for IDD and IDDQ measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET, IDD6TC and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 2. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as VIN <= V_{ILAC(max)}.
- "1" and "HIGH" is defined as VIN >= V_{IHAC(max)}.
- "MID_LEVEL" is defined as inputs are VREF = VDD/2.
- Timing used for IDD and IDDQ Measurement-Loop Patterns are provided in Table 1.
- Basic IDD and IDDQ Measurement Conditions are described in Table 2.
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in Table 3 through Table 10.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting

```
RON = RZQ/7 (34 Ohm in MR1);

Qoff = 0<sub>B</sub> (Output Buffer enabled in MR1);

RTT_Nom = RZQ/6 (40 Ohm in MR1);

RTT_Wr = RZQ/2 (120 Ohm in MR2);

TDQS Feature disabled in MR1
```

- Attention: The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define D = $\{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\}:= \{HIGH, LOW, LOW, LOW\}$
- Define $\overline{D} = {\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}} := {HIGH, HIGH, HIGH}$






Figure 1 - Measurement Setup and Test Load for IDD and IDDQ (optional) Measurements [Note: DIMM level Output test load condition may be different from above]




Figure 2 - Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement



Table 1 -Timings used for IDD and IDDQ Measurement-Loop Patterns

c		DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133	Uni
3	ymbol	7-7-7	9-9-9	11-11-11	13-13-13	14-14-14	t
t_{CK}		1.875	1.5	1.25	1.07	0.935	ns
CL		7	9	11	13	14	nCK
$n_{\rm RCD}$		7	9	11	13	14	nCK
$n_{\rm RC}$		27	33	39	45	50	nCK
n_{RAS}		20	24	28	32	36	nCK
$n_{\rm RP}$		7	9	11	13	14	nCK
	1KB page size	20	20	24	26	27	nCK
n _{FAW}	2KB page size	27	30	32	33	38	nCK
_	1KB page size	4	4	5	5	6	nCK
<i>n</i> _{RRD}	2KB page size	6	5	6	6	7	nCK
n _{RFC} -	512Mb	48	60	72	85	97	nCK
n _{RFC} -		59	74	88	103	118	nCK
n _{RFC} -		86	107	128	150	172	nCK
n _{RFC} -	4 Gb	160	200	240	281	321	nCK
n _{RFC} -	8 Gb	187	234	280	328	375	nCK

Table 2 -Basic IDD and IDDQ Measurement Conditions

Symbol	Description
	Operating One Bank Active-Precharge Current
	CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 1; BL: 8 ^a); AL: 0; CS: High between ACT
/ _{DD0}	and PRE; Command, Address, Bank Address Inputs: partially toggling according to Table 3; Data IO:
*DD0	MID-LEVEL; DM: stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see
	Table 3); Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details:
	see Table 3.



Symbol	Description
	Operating One Bank Active-Read-Precharge Current
/ _{DD1}	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 1; BL: 8 ^a); AL: 0; $\overline{\text{CS}}$: High between ACT, RD and PRE; Command, Address; Bank Address Inputs, Data IO: partially toggling according to Table 4; DM: stable at 0; Bank Activity: Cycling with on bank active at a time: 0,0,1,1,2,2, (see Table 4); Output Buffer and RTT: Enabled in Mode Registers ^b); ODT Signal: stable at 0; Pattern Details: see Table 4.
	Precharge Standby Current
/ _{DD2N}	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{\text{CS}}$: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 5.
	Precharge Standby ODT Current
I _{DD2NT}	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; \overline{CS} : stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: toggling according to Table 6; Pattern Details: see Table 6.
	Precharge Power-Down Current Slow Exit
I _{DD2P0}	CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Precharge Power Down Mode: Slow Exit ^{c)}
	Precharge Power-Down Current Fast Exit
/ _{DD2P1}	CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{\text{CS}}$: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Precharge Power Down Mode: Fast Exit ^{c)}
	Precharge Quiet Standby Current
/ _{DD2Q}	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;
	Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0



Symbol	Description
	Active Standby Current
/ _{DD3N}	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{\text{CS}}$: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0;
	Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 5.
	Active Power-Down Current
/annan	CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: stable at 1; Command, Address,
/ _{DD3P}	Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks open;
	Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0
	Operating Burst Read Current
	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^a); AL: 0; CS: High between RD; Command,
/ _{DD4R}	Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data burst
-DD4R	with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank
	Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,(see Table 7); Output Buffer
	and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 7.
	Operating Burst Write Current
	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^a); AL: 0; CS: High between WR; Command,
/ _{DD4W}	Address, Bank Address Inputs: partially toggling according to Table 8; Data IO: seamless read data burst
	with different data between one burst and the next one according to Table 8; DM: stable at 0; Bank
	Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,(see Table 8); Output Buf-
	fer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at HIGH; Pattern Details: see Table 8.
	Burst Refresh Current
_	CKE: High; External clock: On; tCK, CL, nRFC: see Table 1; BL: 8 ^a); AL: 0; CS: High between REF; Com-
/ _{DD5B}	mand, Address, Bank Address Inputs: partially toggling according to Table 9; Data IO: MID_LEVEL; DM:
	stable at 0; Bank Activity: REF command every nREF (see Table 9); Output Buffer and RTT: Enabled in
	Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 9.
	Self-Refresh Current: Normal Temperature Range
_	7 _{CASE} : 0 - 85 °C; Auto Self-Refresh (ASR): Disabled ^{d)} ; Self-Refresh Temperature Range (SRT): Normal ^{e)} ;
I _{DD6}	CKE: Low; External clock: Off; CK and $\overline{\text{CK}}$: LOW; CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{\text{CS}}$, Command, Address,
	Bank Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Self-Refresh operation; Out-
	put Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: MID_LEVEL



Symbol	Description
	Self-Refresh Current: Extended Temperature Range (optional) ^{f)}
	T _{CASE} : 0 - 95 °C; Auto Self-Refresh (ASR): Disabled ^{d)} ; Self-Refresh Temperature Range (SRT): Extend-
/ _{DD6ET}	ed ^{e)} ; CKE: Low; External clock: Off; CK and $\overline{\text{CK}}$: LOW; CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{\text{CS}}$, Command,
55021	Address, Bank Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Extended Tempera-
	ture Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal:
	MID_LEVEL
	Auto Self-Refresh Current (optional) ^{f)}
	T _{CASE} : 0 - 95 °C; Auto Self-Refresh (ASR): Enabled ^{d)} ; Self-Refresh Temperature Range (SRT): Normal ^{e)} ;
/ _{DD6TC}	CKE: Low; External clock: Off; CK and $\overline{\text{CK}}$: LOW; CL: see Table 1; BL: 8 ^a); AL: 0; $\overline{\text{CS}}$, Command, Address,
	Bank Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Auto Self-Refresh operation;
	Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: MID_LEVEL
	Operating Bank Interleave Read Current
	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, NRRD, nFAW, CL: see Table 1; BL: 8 ^{a), f)} ; AL: CL-
	1; CS: High between ACT and RDA; Command, Address, Bank Address Inputs: partially toggling accord-
I _{DD7}	ing to Table 10; Data IO: read data burst with different data between one burst and the next one
	according to Table 10; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0,
	1,7) with different addressing, wee Table 10; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ;
	ODT Signal: stable at 0; Pattern Details: see Table 10.

- a) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
- b) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B
- c) Precharge Power Down Mode: set MRO A12=0B for Slow Exit or MRO A12 = 1B for Fast Exit
- d) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature
- e) Self-Refresh Temperature Range (SRT): set MR2 A7 = 0B for normal or 1B for extended temperature range
- f) Read Burst Type: Nibble Sequential, set MR0 A[3] = 0B



Table 3 - IDD0 Measurement-Loop Pattern^{a)}

CK, CK	CKE	Sub-Loop	Cycle	Command	SS	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	0	0	-
				repeat	epeat pattern 14 until nRAS - 1, truncate if necessary											
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
				repeat	patte	rn 1	4 unti	I nRC	- 1, tr	uncate	e if ne	cessa	ry			
			1*nRC+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC+1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
ng	High		1*nRC+3, 4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic F			repeat	patte	rn 1	4 unti	l 1*nF	RC + r	RAS -	1, tru	ıncate	if ned	essary	'	
to	Static		1*nRC+nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
				repeat	patte	rn 1	4 unti	l 2*nF	RC - 1,	trunc	ate if	neces	ssary			
		1	2*nRC	repeat	Sub-L	oop 0	, use	BA[2:	0] = 1	inste	ad					
		2	4*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 2	inste	ad					
		3	6*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 3	inste	ad					
		4	8*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 4	inste	ad					
		5	10*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 5	inste	ad					
		6	12*nRC	repeat Sub-Loop 0, use BA[2:0] = 6 instead												
		7	14*nRC	repeat	Sub-L	oop 0	, use	BA[2:	0] = 7	inste	ad					

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are MID-LEVEL.

b) DQ signals are MID-LEVEL.



Table 4 - IDD1 Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle Number	Command	SS	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	0	0	-
				repeat pattern 14 until nRCD - 1, truncate if necessary												
			nRCD	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
				repeat	patte	n 1	4 unti	InRAS	S - 1, t	trunca	te if ne	ecessa	ary			
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
repeat pattern 14 until nRC - 1, truncate if necessary																
	Static High		1*nRC+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC+1,2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
ng			1*nRC+3,4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic F			repeat pattern nRC + 1,4 until nRC + nRCE - 1, truncate if necessary												
t 1	Sta		1*nRC+nRCD	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
				repeat	patte	n nR(C + 1,	4 ur	ntil nR	C + n	RAS -	1, tru	ncate	if nece	ssary	
			1*nRC+nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
				repeat	patte	n nR(C + 1,	4 ur	ntil *2	nRC -	1, tru	ncate	if nec	essary	•	
		1	2*nRC	repeat	Sub-L	.oop 0), use	BA[2:0	0] = 1	inste	ad					
		2	4*nRC	repeat	Sub-L	.oop 0), use	BA[2:0	0] = 2	inste	ad					
		3	6*nRC	repeat	Sub-L	.oop 0), use	BA[2:0	0] = 3	inste	ad					
		4	8*nRC	repeat	Sub-L	.oop 0), use	BA[2:0	0] = 4	inste	ad					
		5	10*nRC	repeat	Sub-L	.oop 0), use	BA[2:0	0] = 5	inste	ad					
		6	12*nRC	repeat	Sub-L	Loop 0, use BA[2:0] = 6 instead										
		7	14*nRC	repeat	Sub-L	oop 0	, use	BA[2:0	0] = 7	inste	ad					

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID_LEVEL.



Table 5 - IDD2N and IDD3N Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle Number	Command	<u>SS</u>	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	1	1	1	0	0	0	0	0	F	0	-
			3	D	1	1	1	1	0	0	0	0	0	F	0	-
рu	High	1	4-7	repeat	Sub-L	oop C), use	BA[2:0)] = 1	instea	d					
toggling		2	8-11	repeat	Sub-L	oop C), use	BA[2:0	0] = 2	instea	d					
\$	Static	3	12-15	repeat	Sub-L	oop C), use	BA[2:0	0] = 3	instea	d					
		4	16-19	repeat	Sub-L	oop C), use	BA[2:0	0] = 4	instea	d					
	,	5	20-23	repeat	Sub-L	oop C), use	BA[2:0)] = 5	instea	d					
		6	24-17	repeat	Sub-L	oop C), use	BA[2:0	0] = 6	instea	d					
		7	28-31	repeat	repeat Sub-Loop 0, use BA[2:0] = 7 instead											

a) DM must be driven LOW all the time. DQS, \overline{DQS} are MID-LEVEL.

Table 6 - IDD2NT and IDDQ2NT Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle Number	Command	<u> S</u>	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	1	1	1	0	0	0	0	0	F	0	-
			3	D	1	1	1	1	0	0	0	0	0	F	0	-
Вu	High	1	4-7	repeat	Sub-L	.oop C	, but	ODT =	= 0 and	d BA[2	2:0] =	1				
toggling		2	8-11	repeat	Sub-L	.oop C	, but (ODT =	= 1 and	d BA[2	2:0] =	2				
\$	Static	3	12-15	repeat	Sub-L	oop C	, but (ODT =	= 1 and	d BA[2	2:0] =	3				
		4	16-19	repeat	Sub-L	.oop C	, but	ODT =	= 0 and	d BA[2	2:0] =	4				
		5	20-23	repeat	Sub-L	.oop C	, but	ODT =	= 0 and	d BA[2	2:0] =	5				
		6	24-17	repeat	Sub-L	oop C	, but (ODT =	= 1 and	d BA[2	2:0] =	6				
		7	28-31	repeat	repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 7											

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are MID-LEVEL.

b) DQ signals are MID-LEVEL.

b) DQ signals are MID-LEVEL.



Table 7 - IDD4R and IDDQ4R Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	<u>SS</u>	RAS	CAS	WE	TGO	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	0	0	00	0	0	0	0	-
			2,3	D,D	1	1	1	1	0	0	00	0	0	0	0	-
			4	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	00	0	0	F	0	-
bu	High		6,7	D,D	1	1	1	1	0	0	00	0	0	F	0	-
toggling		1	8-15	repeat	Sub-L	.oop 0	, but	BA[2:0	0] = 1							
\$	Static	2	16-23	repeat	Sub-L	.oop 0	, but	BA[2:0	0] = 2							
		3	24-31	repeat	Sub-L	.oop 0	, but	BA[2:0	0] = 3							
		4	32-39	repeat	Sub-L	.oop 0	, but	BA[2:0	0] = 4							
		5	40-47	repeat	Sub-L	.oop 0	, but	BA[2:0	0] = 5							
		6	48-55	repeat	Sub-L	.oop 0	, but	BA[2:0	0] = 6							
		7	56-63	repeat Sub-Loop 0, but BA[2:0] = 7												

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.



Table 8 - IDD4W Measurement-Loop Patter	n ^{a)}
---	-----------------

CK, CK	CKE	Sub-Loop	Cycle	Command	<u>S3</u>	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	WR	0	1	0	0	1	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	1	0	00	0	0	0	0	-
			2,3	D,D	1	1	1	1	1	0	00	0	0	0	0	-
			4	WR	0	1	0	0	1	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	1	0	00	0	0	F	0	-
ng	High		6,7	D,D	1	1	1	1	1	0	00	0	0	F	0	-
toggling		1	8-15	repeat	Sub-L	.oop 0	, but	BA[2:0)] = 1							
\$	Static	2	16-23	repeat	Sub-L	.oop 0	, but	BA[2:0)] = 2							
		3	24-31	repeat	Sub-L	.oop 0	, but	BA[2:0	0] = 3							
		4 32-39 repeat Sub-Loop 0, but BA[2:0] = 4														
		5	40-47	repeat	Sub-L	.oop 0	, but	BA[2:0)] = 5							
		6 48-55 repeat Sub-Loop 0, but BA[2:0] = 6														
		7	56-63	repeat Sub-Loop 0, but BA[2:0] = 7												

a) DM must be driven LOW all the time. DQS, DQS are used according to WR Commands, otherwise MID-LEVEL.

Table 9 - IDD5B Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	<u>S3</u>	RAS	CAS	WE	DDT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	-
		1	1.2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
			58	repeat	repeat cycles 14, but BA[2:0] = 1											
Вu	High		912	repeat	cycles	3 14	, but I	3A[2:0)] = 2							
toggling			1316	repeat	cycles	3 14	, but I	3A[2:0)] = 3							
\$	Static		1720	repeat	cycles	3 14	, but I	3A[2:0)] = 4							
			2124	repeat	cycles	3 14	, but I	3A[2:0)] = 5							
			2528	repeat cycles 14, but BA[2:0] = 6												
			2932	repeat cycles 14, but BA[2:0] = 7												
		2	33nRFC-1	repeat Sub-Loop 1, until nRFC - 1. Truncate, if necessary.												

a) DM must be driven LOW all the time. DQS, DQS are MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.

b) DQ signals are MID-LEVEL.



Table 10 - IDD7 Measurement-Loop Patterna)

ATTENTION! Sub-Loops 10-19 have inverse A[6:3] Pattern and Data Pattern than Sub-Loops 0-9

СК, СК	CKE	Sub-Loop	Cycle Number	Command	<u>SS</u>	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}	
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-	
			1	RDA	0	1	0	1	0	0	00	1	0	0	0	00000000	
			2	D	1	0	0	0	0	0	00	0	0	0	0	-	
				repeat	above	e D C	omma	and ur	itil nR	RD - 1	İ	•	•	,	•	·	
			nRRD	ACT	0	0	1	1	0	1	00	0	0	F	0	-	
		1	nRRD+1	RDA	0	1	0	1	0	1	00	1	0	F	0	00110011	
		'	nRRD+2	D	1	0	0	0	0	1	00	0	0	F	0	-	
				repeat above D Command until 2* nRRD - 1 repeat Sub-Loop 0, but BA[2:0] = 2													
		2	2*nRRD			•		_	-								
		3	3*nRRD	•	epeat Sub-Loop 1, but BA[2:0] = 3												
	4		4*nRRD	_	D 1 0 0 0 0 3 00 0 F 0 -												
				Assert and repeat above D Command until nFAW - 1, if necessary													
		5	nFAW	repeat Sub-Loop 0, but BA[2:0] = 4													
		6	nFAW+nRRD	repeat Sub-Loop 1, but BA[2:0] = 5													
	Static High	7	nFAW+2*nRRD		eat Sub-Loop 0, but BA[2:0] = 6												
		8	nFAW+3*nRRD	-	peat Sub-Loop 1, but BA[2:0] = 7												
g		9	nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	F	0	-	
toggling				Assert													
tog	tatio	tatic	2*nFAW+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-	
	S	10	2*nFAW+1	RDA	0	1	0	1	0	0	00	1	0	F	0	00110011	
			2&nFAW+2	D	1	0	0	0	0	0	00	0	0	F	0	-	
			24 5444 555	Repeat				,									
			2*nFAW+nRRD	ACT	0	0	1	1	0	1	00	0	0	0	0	-	
		11	2*nFAW+nRRD+1	RDA	0	1	0	1	0	1	00	1	0	0	0	00000000	
			2&nFAW+nRRD+ 2	D	1	_	0	0	0	1	00	0	0	0	0	-	
		10		Repeat							V + 2	^ nkk	ו - עצ				
		12	2*nFAW+2*nRRD 2*nFAW+3*nRRD	repeat repeat				_	_								
		13	2^NFAW+3^NRRD	•	Sub-L			_	_		00						
		14	2*nFAW+4*nRRD	D Assert		0 epeat	0 abov	e D C	0 omma	3 ind un	00 til 3*	0 nFAW	0 / - 1,	0 if nece	0 essary	-	
		15	3*nFAW	repeat	Sub-L	_oop	10, bu	ıt BA[:	2:0] =	: 4							
		16	3*nFAW+nRRD	repeat	Sub-L	oop '	11, bu	it BA[:	2:0] =	: 5							
		17	3*nFAW+2*nRRD	repeat	Sub-L	oop '	10, bu	ıt BA[:	2:0] =	: 6							
		18	3*nFAW+3*nRRD	repeat	Sub-L	oop '	11, bu	ıt BA[:	2:0] =	: 7							
		10	2*nFA\\\	D	1	0	0	0	0	7	00	0	0	0	0	-	
		19	3*nFAW+4*nRRD	Assert	and re	epeat	abov	e D C	omma	nd un	til 4*	nFAW	<i>l</i> - 1,	if nece	essary		

a) DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.



IDD Specifications

IDD values are for full operating range of voltage and temperature unless otherwise noted.

IDD Specification

Speed Bi	in	DDR3 - 1066 7-7-7	DDR3 - 1333 9-9-9	DDR3 - 1600 11-11-11	DDR3 - 1866 13-13-13	DDR3 - 2133 14-14-14	Unit	Notes
Sym	nbol	Max.	Max.	Max.	Max.	Max.		
,		50	55	55	60	65	mA	x8
/ D	D0	50	55	55	60	65	mA	x16
,		60	65	70	75	80	mA	x8
\ _{DE}	001	60	65	70	75	80	mA	x16
/ _{DD}	2P0	12	12	12	12	12	mA	x8/16
,		15	15	20	20	20	mA	x8
/ _{DD}	2P1	15	15	20	20	20	mA	x16
/ _{DE})2N	25	25	30	30	35	mA	x8/16
,		25	25	30	30	35	mA	x8
/ _{DD}	2NT	35	40	40	40	45	mA	x16
/ _{DE})2Q	25	25	30	30	35	mA	x8/16
,		20	20	20	20	25	mA	x8
\DE	D3P	20	20	20	20	25	mA	x16
,		30	30	35	35	40	mA	x8
\ _{DE}	D3N	30	30	35	35	40	mA	x16
,		120	140	165	185	210	mA	x8
' DE	04R	120	140	165	185	210	mA	x16
,		115	135	155	170	190	mA	x8
' DE)4w	115	135	155	170	190	mA	x16
,		105	110	120	125	130	mA	x8
l _{DE}	D5B	105	110	120	125	130	mA	x16
	Normal	12	12	12	12	12	mA	x8/16
/ _{DD6}	Low	6.5	6.5	6.5	6.5	6.5	mA	x8
	power	6.5	6.5	6.5	6.5	6.5	mA	x16
/ _{DD}	6ET	14	14	14	14	14	mA	x8/16
,		215	225	235	255	280	mA	x8
/ D	D7	215	225	235	255	280	mA	x16

Notes:

- 1. Applicable for MR2 settings A6=0 and A7=0. Temperature range for IDD6 is 0 85°C.
- 2. Applicable for MR2 settings A6=0 and A7=1. Temperature range for IDD6ET is $0 95^{\circ}C$.
- 3. Applicable for MR2 settings A6=1 and A7=0. IDD6TC is measured at 95°C



Input/Output Capacitance

Donomotor	Cymabal	DDR3	8-800	DDR3	-1066	DDR3	-1333	DDR3	-1600	DDR3	-1866	DDR3	-2133	Units	Notes
Parameter	Symbol	Min	Max	UIIIIS	Motes										
Input/output capacitance (DQ, DM, DQS, DQS, TDQS, TDQS)	C _{IO}	1.5	3.0	1.5	2.7	1.5	2.5	1.5	2.3	1.4	2.2	1.4	2.1	pF	1,2,3
Input capacitance, CK and CK	C _{CK}	0.8	1.6	0.8	1.6	0.8	1.4	0.8	1.4	0.8	1.3	0.8	1.3	pF	2,3
Input capacitance delta CK and CK	C _{DCK}	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	pF	2,3,4
Input cap <u>acita</u> nce delta, DQS and DQS	C _{DDQS}	0	0.20	0	0.20	0	0.15	0	0.15	0	0.15	0	0.15	pF	2,3,5
Input capacitance (All other input-only pins)	CI	0.75	1.4	0.75	1.35	0.75	1.3	0.75	1.3	0.75	1.2	0.75	1.2	pF	2,3,6
Input capacitance delta (All CTRL input-only pins)	C _{DI_CTR} L	-0.5	0.3	-0.5	0.3	-0.4	0.2	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	2,3,7,8
Input capacitance delta (All ADD/CMD input-only pins)	C _{DI_ADD} _CMD	-0.5	0.5	-0.5	0.5	-0.4	0.4	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	2,3,9,10
Input/output capacitance delta (DQ, DM, DQS, DQS)	C _{DIO}	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2,3,11
Input/output capacitance of ZQ pin	C _{ZQ}	-	3		3	-	3	-	3	ı	3	-	3	pF	2,3,12

Notes:

- 1. Although the DM, TDQS and $\overline{\text{TDQS}}$ pins have different functions, the loading matches DQ and DQS.
- 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER(VNA)") with VDD, VDDQ, VSS,VSSQ applied and all other pins floating (except the pin under test, CKE, RESET and ODT as necessary). VDD=VDDQ=1.5V, VBIAS=VDD/2 and on-die termination off.
- 3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
- 4. Absolute value of C_{CK}-C_{CK}.
- 5. Absolute value of $C_{IO}(DQS)-C_{IO}(\overline{DQS})$.
- 6. C₁ applies to ODT, $\overline{\text{CS}}$, CKE, A0-A15, BA0-BA2, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$.
- 7. C_{DI_CTR} applies to ODT, \overline{CS} and CKE.
- 8. $C_{DI_CTRL} = C_I(CNTL) 0.5 * C_I(CLK) + C_I(\overline{CLK})$
- 9. $C_{DI\ ADD\ CMD}$ applies to A0-A15, BA0-BA2, \overline{RAS} , \overline{CAS} and \overline{WE} .
- 10. $C_{DI_ADD_CMD} = C_I(ADD_CMD) 0.5*(C_I(CLK) + C_I(\overline{CLK}))$
- 11. $C_{DIO} = C_{IO}(DQ) 0.5*(C_{IO}(DQS) + C_{IO}(\overline{DQS}))$
- 12. Maximum external load capacitance an ZQ pin: 5 pF.



Standard Speed Bins

DDR3L SDRAM Standard Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

DDR3-800 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 32.

	Speed Bin		DDF	3-800E	11	N-4
	CL - nRCD - nRP		6	5-6-6	Unit	Notes
	Parameter	Symbol	min	max		
Internal read	d command to first data	t _{AA}	15	20	ns	
ACT to interna	al read or write delay time	t_{RCD}	15	_	ns	
PRE (command period	t _{RP}	15	_	ns	
ACT to ACT	or REF command period	t _{RC}	52.5	_	ns	
ACT to P	RE command period	t _{RAS}	37.5	9 * tREFI	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1, 2, 3, 4, 11
CL = 6	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1, 2, 3
	Supported CL Settings			5, 6	$n_{\rm CK}$	11
S	Supported CWL Settings			5	$n_{\rm CK}$	



DDR3-1066 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 32.

	Speed Bin		DDR3-	1066F		
C	L - nRCD - nR	P	7-7	7-7	Unit	Note
Par	ameter	Symbol	min	max		
	Internal read command to first data		13.125	20	ns	
	iternal read or delay time	t _{RCD}	13.125	_	ns	
PRE com	nmand period	t _{RP}	13.125	_	ns	
	ACT or REF and period	$t_{\rm RC}$	50.625	_	ns	
	RE command period	t _{RAS}	37.5	9 * tREFI	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1, 2, 3, 4, 6, 11
CL = 5	CWL = 6	t _{CK(AVG)}	Rese	erved	ns	4
CL = 6	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1, 2, 3, 6
CL = 0	CWL = 6	t _{CK(AVG)}	Rese	erved	ns	1, 2, 3, 4
CL = 7	CWL = 5	t _{CK(AVG)}	Rese	erved	ns	4
GL = 7	CL = / CWL = 6		1.875	< 2.5	ns	1, 2, 3, 4
CL = 8	CU = 9 CWL = 5		Rese	erved	ns	4
CL - 0	CL = 6		1.875	< 2.5	ns	1, 2, 3
Sup	Supported CL Settings		5, 6,	n _{CK}	11	
Sup	ported CWL Set	tings	5,	$n_{\rm CK}$		



DDR3-1333 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 32.

	Speed Bin		D	DR3-1333H		
С	L - nRCD - n	RP		9-9-9	Unit	Note
Par	ameter	Symbol	min	max		
	rnal read d to first data	t _{AA}	13.5 (13.125) ¹¹	20	ns	
	ACT to internal read or write delay time		13.5 (13.125) ¹¹	_	ns	
PRE com	nmand period	t _{RP}	13.5 (13.125) ¹¹	_	ns	
	ACT or REF and period	t _{RC}	49.5 (49.125) ¹¹	_	ns	
	RE command period	t _{RAS}	36	9 * tREFI	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1, 2, 3, 4, 7, 11
02	CWL = 6, 7	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1, 2, 3, 7
CL = 6	CWL = 6	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 7
	CWL = 7	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}		Reserved	ns	4
01 7	CIA/I /		1.875	< 2.5		1 2 2 4 7
CL = 7	CWL = 6	t _{CK(AVG)}		(Optional) ¹¹	ns	1, 2, 3, 4, 7
	CWL = 7	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4
	CWL = 5	t _{CK(AVG)}		Reserved	ns	4
CL = 8	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1, 2, 3, 7
	CWL = 7	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4
01 0	CWL = 5, 6	t _{CK(AVG)}		Reserved	ns	4
CL = 9	CWL = 7	t _{CK(AVG)}	1.5	<1.875	ns	1, 2, 3, 4
	CWL = 5, 6	t _{CK(AVG)}		Reserved	ns	4
CL = 10	CL = 10 CWL = 7		1.5	<1.875	ns	1, 2, 3
	January January			(Optional)	ns	5
	ported CL Set		5, 6	, 8, (7), 9, (10)	n _{CK}	
Supp	oorted CWL Se	ttings		5, 6, 7	$n_{\rm CK}$	



DDR3-1600 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 32.

	Speed Bin		С	DR3-1600K			
CI	L - nRCD - nl	RP		11-11-11	Unit	Note	
Par	ameter	Symbol	min	max			
	rnal read d to first data	t _{AA}	13.75 (13.125) ¹¹	20	ns		
	ternal read or delay time	t _{RCD}	13.75 (13.125) ¹¹	_	ns		
PRE com	mand period	t _{RP}	13.75 (13.125) ¹¹	_	ns		
	ACT or REF and period	t _{RC}	48.75 (48.125) ¹¹	_	ns		
	RE command eriod	t _{RAS}	35	9 * tREFI	ns		
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1, 2, 3, 4, 8, 11	
	CWL = 6, 7	t _{CK(AVG)}		Reserved	ns	4	
	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1, 2, 3, 8	
CL = 6	CWL = 6	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 8	
	CWL = 7	t _{CK(AVG)}		Reserved	ns	4	
	CWL = 5	t _{CK(AVG)}		Reserved	ns	4	
CI 7	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1, 2, 3, 4, 8	
CL = 7	CWL = 7	= 7	<i>t</i>		(Optional) ⁵	ns	1 2 2 4 0
	CWL = 7 CWL = 8	t _{CK(AVG)}		Reserved Reserved		1, 2, 3, 4, 8	
	CWL = 8 CWL = 5	t _{CK(AVG)}		Reserved	ns	4	
		t _{CK(AVG)}	1.875	< 2.5	ns		
CL = 8	CWL = 6 CWL = 7	t _{CK(AVG)}	1.875	Reserved	ns	1, 2, 3, 8	
	CWL = 7 CWL = 8	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 8	
		t _{CK(AVG)}			ns	1, 2, 3, 4	
	CWL = 5, 6	t _{CK(AVG)}	1 5	Reserved <1.875	ns	4	
CL = 9	CWL = 7	t _{CK(AVG)}	1.5	(Optional) ⁵	ns	1, 2, 3, 4, 8	
	CWL = 8	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4	
	CWL = 5, 6	t _{CK(AVG)}		Reserved	ns	4	
CL = 10	CWL = 7	t _{CK(AVG)}	1.5	<1.875	ns	1, 2, 3, 8	
3	CWL = 8	t _{CK(AVG)}	Reserved		ns	1, 2, 3, 4	
CWI = 5, 6.7		t _{CK(AVG)}		Reserved	ns	4	
CL = 11	CWL = 8	t _{CK(AVG)}	1.25	<1.5	ns	1, 2, 3	
Sup	ported CL Set			(7), 8, (9), 10, 11	$n_{\rm CK}$	1, 2, 3	
	orted CWL Se	-	·	n _{CK}			



DDR3-1866 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 32.

	Speed Bin		Г	DDR3-1866M	11	Nete
(CL - nRCD - nR	P.		13-13-13	Unit	Note
Pa	rameter	Symbol	min	max		
	read command first data	t _{AA}	13.91 (13.125) ¹³	20	ns	
	nternal read or delay time	$t_{\rm RCD}$	13.91 (13.125) ¹³	_	ns	
PRE command period		t _{RP}	13.91 (13.125) ¹³	_	ns	
ACT to PRE command period		t_{RAS}	34	9 * tREFI	ns	
	ACT or PRE nand period	$t_{\rm RC}$	47.91 (47.125) ¹³	-	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1, 2, 3, 4, 9
OL - 3	CWL = 6,7,8,9	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1, 2, 3, 9
CL = 6	CWL = 6	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 9
	CWL = 7.8.9	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}		Reserved	ns	4
CL = 7	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1, 2, 3, 4, 9
	CWL = 7.8.9	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}		Reserved	ns	4
CL = 8	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1, 2, 3, 9
CL = 0	CWL = 7	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 9
	CWL = 8.9	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5, 6	t _{CK(AVG)}		Reserved	ns	4
CL = 9	CWL = 7	t _{CK(AVG)}	1.5	<1.875	ns	1, 2, 3, 4, 9
CL = 9	CWL = 8	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 9
	CWL = 9	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5, 6	t _{CK(AVG)}		Reserved	ns	4
CL = 10	CWL = 7	t _{CK(AVG)}	1.5	<1.875	ns	1, 2, 3, 9
	CWL = 8	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 9
	CWL = 5,6,7	t _{CK(AVG)}		Reserved	ns	4
CL = 11	CWL = 8	t _{CK(AVG)}	1.25	<1.5	ns	1, 2, 3, 4, 9
	CWL = 9	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4
CI 12	$CWI = 5.6.7.8 t_{CK}$			Reserved	ns	4
CL = 12	CWL = 9	t _{CK(AVG)}		Reserved	ns	1,2,3,4
CL = 13	CWL = 5,6,7,8	t _{CK(AVG)}		Reserved	ns	4
CL = 13	CWL = 9	t _{CK(AVG)}	1.07	<1.25	ns	1, 2, 3
Su	pported CL Sett		5, 6,	n _{CK}		
Sup	ported CWL Set	tings		n _{CK}		



DDR3-2133 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 32.

	Speed Bin		D	DR3-2133N		
	CL - nRCD - nRP			14-14-14	Unit	Note
P	arameter	Symbol	min	max		
Internal	read command to first data	t _{AA}	13.09	20.0	ns	
	ternal read or write delay time	t _{RCD}	13.09	_	ns	
PRE c	PRE command period		13.09	_	ns	
	RE command period	t_{RAS}	33.0	9 * tREFI	ns	
	to ACT or PRE nmand period	$t_{\rm RC}$	46.09	-	ns	
CL = 5	CWL = 5	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 10
CL = 5	CWL = 6,7,8,9,10	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1, 2, 3, 10
CL = 6	CWL = 6	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 10
	CWL = 7.8,910	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}		Reserved	ns	4
CL = 7	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1, 2, 3, 10
CL - /	CWL = 7	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 10
	CWL = 8,9,10	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}		Reserved	ns	4
CL = 8	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1, 2, 3, 10
CL - 0	CWL = 7	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 10
	CWL = 8,9,10	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5, 6	t _{CK(AVG)}		Reserved	ns	4
CL = 9	CWL = 7	t _{CK(AVG)}	1.5	<1.875	ns	1, 2, 3, 10
OL - /	CWL = 8	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 10
	CWL = 9,10	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5, 6	t _{CK(AVG)}		Reserved	ns	4
	CWL = 7	t _{CK(AVG)}	1.5	<1.875	ns	1, 2, 3, 9
CL = 10	CWL = 8	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 9
	CWL = 9	t _{CK(AVG)}		Reserved	ns	4
	CWL = 10	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5,6,7	t _{CK(AVG)}		Reserved	ns	4
CL = 11	CWL = 8	$t_{\rm CK(AVG)}$	1.25	<1.5	ns	1, 2, 3, 10
	CWL = 9	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 10
	CWL = 10	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4
CL = 12	CWL = 5,6,7,8	^t CK(AVG)		Reserved	ns	4
	CWL = 9	t _{CK(AVG)}		Reserved	ns	1,2,3,4, 10
	CWL = 10	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5,6,7,8	$t_{\rm CK(AVG)}$		Reserved	ns	4
CL = 13	CWL = 9	$t_{\rm CK(AVG)}$	1.07	<1.25	ns	1, 2, 3, 10
	CWL = 10	$t_{\rm CK(AVG)}$		Reserved		1, 2, 3, 4
CL = 14	CWL = 5,6,7,8,9	t _{CK(AVG)}		Reserved	ns	4
	CWL = 10	t _{CK(AVG)}	0.935	<1.07	ns	1, 2, 3
	upported CL Setting	_	5, 6, 7, 8,	$n_{\rm CK}$		
Su	ipported CWL Settir	ngs	5,	6, 7, 8, 9, 10	$n_{\rm CK}$	



Speed Bin Table Notes


absolute specification (t_{oper} ; $v_{ddq} = v_{dd} = 1.5v +/- 0.075 v$);

- 1. the cl setting and cwl setting result in tck(avg).min and tck(avg).max requirements. when making a selection of tck(avg), both need to be fulfilled: requirements from cl setting as well as requirements from cwl setting.
- 2. tck(avg).min limits: since cas latency is not purely analog data and strobe output are synchronized by the dll all possible intermediate frequencies may not be guaranteed. an application should use the next smaller jedec standard tck(avg) value (3.0, 2.5, 1.875, 1.5, or 1.25 ns) when calculating cl [nck] = taa [ns] / tck(avg) [ns], rounding up to the next 'supported cl', where tck(avg) = 3.0 ns should only be used for cl = 5 calculation.
- 3. tck(avg).max limits: calculate tck(avg) = taa.max / cl selected and round the resulting tck(avg) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). this result is tck(avg).max corresponding to cl selected.
- 4. 'reserved' settings are not allowed. user must program a different value.
- 5. 'optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. refer to hynix dimm data sheet and/or the dimm spd information if and how this setting is supported.
- 6. any ddr3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 7. any ddr3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 8. any ddr3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 9. any ddr3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 10. any ddr3-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization
- 11. hynix ddr3 sdram devices supporting optional down binning to cl=7 and cl=9, and taa/trcd/trp must be 13.125 ns or lower. spd settings must be programmed to match. for example, ddr3-1333h devices supporting down binning to ddr3-1066f should program 13.125 ns in spd bytes for taamin (byte 16), trcdmin (byte 18), and trpmin (byte 20). ddr3-1600k devices supporting down binning to ddr3-1333h or ddr3-1600f should program 13.125 ns in spd bytes for taamin (byte 16), trcdmin (byte 18), and trpmin (byte 20). once trp (byte 20) is programmed to 13.125ns, trcmin (byte 21,23) also should be programmed accordingly. for example, 49.125ns (trasmin + trpmin = 36 ns + 13.125 ns) for ddr3-1333h and 48.125ns (trasmin + trpmin = 35 ns + 13.125 ns) for ddr3-1600k.
- 12. for cl5 support, refer to dimm spd information, dram is required to support cl5, cl5 is not mandatory in spd coding.
- 13. hynix ddr3 sdram devices supporting optional down binning to cl=11, cl=9 and cl=7, taa/trcd/ trpmin must be 13.125ns. spd setting must be programed to match. for example, ddr3-1866m devices supporting down binning to ddr3-1600k or ddr3-1333h or 1066f should program 13.125ns in spd bytes for taamin(byte 16), trcdmin(byte 18) and trpmin(byte 20) is programmed to 13.125ns, trcmin(byte 21,23) also should be programmed accordingly. for example, 47.125ns (trasmin + trpmin = 34ns + 13.125ns)



Package Dimensions

Package Dimension(x8): 78Ball Fine Pitch Ball Grid Array Outline





Package Dimension(x16): 96Ball Fine Pitch Ball Grid Array Outline

