


SERIAL-OUT SHIFT REGISTERS WITH INPUT LATCHES

- 8-Bit Parallel Storage Registers Inputs
- Shift Register Has Direct Overriding Load and Clear
- Accurate Shift Frequency: DC to 20MHz

Logic Diagram (SN74LS)



ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	53	0.16	0.16	mA
I _{OH}	MAX	-1	-4	-4	mA
I _{OL}	MAX	16	4	4	mA

TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	CD74 HC	CD74 HCT
fmax	SRCK	Q	MIN	20	-	-
	SRCK	QH'	MIN	20	-	-
	SH _{CP}		MIN	-	20	16
	SRCK high		MIN	15	-	-
	SRCK low		MIN	35	-	-
tw	RCK		MIN	20	-	-
	SRCLR		MIN	20	-	-
	SRLOAD		MIN	40	-	-
	SH _{CP}		MIN	-	20	30
	ST _{CP}		MIN	-	15	20
	MR		MIN	-	20	27
	PL		MIN	-	18	24
	Data before RCK ↑		MIN	20	-	-
	SRCLR inactive before SRCK ↑		MIN	25	-	-
tsu	SRLOAD inactive before SRCK ↑		MIN	30	-	-
	RCK ↑ before SRLOAD ↑		MIN	40	-	-
	SER before SRCK ↑		MIN	20	-	-
	ST _{CP} to SH _{CP}		MIN	-	30	36
	D _s to SH _{CP}		MIN	-	15	15
	D _n to ST _{CP}		MIN	-	15	15
th	LS597 only		MIN	0	-	-
	ST _{CP} to SH _{CP}			-	0	0
	D _s to SH _{CP}			-	3	3
	D _n to ST _{CP}			-	3	3
tPLH	SRCK ↑	QH'	MAX	23	-	-
tPHL				23	-	-
tPLH	SRLOAD ↓	QH'	MAX	57	-	-
tPHL				44	-	-
tPLH	SRCLR ↓	QH'	MAX	36	-	-
tPHL				60	-	-
tPLH	RCK ↑	QH'	MAX	48	-	-
tPHL				-	53	57
tPLH	SH _{CP}	Q7	MAX	-	53	57
tPHL				-	60	72
tPLH	PL	Q7	MAX	-	60	72
tPHL				-	72	84
tPLH	ST _{CP}	Q7	MAX	-	72	84
tPHL				-	53	66
tPLH	MR	Q7	MAX	-	53	66
tPHL				-	53	66

UNIT f_{max} : MHz, other : ns