
## **597**

## SERIAL-OUT SHIFT REGISTERS WITH INPUT LATCHES

- 8-Bit Parallel Storage Registers Inputs
  Shift Register Has Direct Overriding Load and Clear
  Accurate Shift Frequency: DC to 20MHz

## Logic Diagram (SN74LS)



## ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	CD74 HC	CD74 HCT	UNIT
Icc	MAX	53	0.16	0.16	mA
Іон	MAX	-1	-4	-4	mA
Ini	MΔX	16	4	4	mΔ

TIMING REQUREMENTS AND SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	CD74 HC	CD74 HCT
fmax	SRCK	Q	MIN	20	-	-
	SRCK	ΩH'	MIN	20	-	-
	SH	SH <sub>CP</sub>		-	20	16
tw		( high	MIN	15	-	-
	SRCI	K low	MIN	35	-	-
	Ri	CK	MIN	20	-	-
	SRI	CLR	MIN	20	-	-
		OAD .	MIN	40	-	-
	SH	Чср	MIN	-	20	30
	ST	ГСР	MIN	-	15	20
		1R	MIN	-	20	27
	F	PL	MIN	-	18	24
tsu		ore RCK ↑	MIN	20	-	-
	SRCLR inactive	e beforeSRCK ↑	MIN	25	-	-
		e before SRCK ↑	MIN	30	-	-
		e SRLOAD ↑	MIN	40	-	-
	SER before	re SRCK ↑	MIN	20	-	-
	ST <sub>CP</sub> to SH <sub>CP</sub>		MIN	-	30	36
		SH <sub>CP</sub>	MIN	-	15	15
		ST <sub>CP</sub>	MIN	-	15	15
th	LS597 only			0	-	-
	ST <sub>CP</sub> t	o SH <sub>CP</sub>	MIN	-	0	0
	D <sub>s</sub> to	SH <sub>CP</sub>		-	3	3
		ST <sub>CP</sub>		-	3	3
tPLH		ΩH'	MAX	23	-	-
tPHL	SRCK ↑			23	-	-
tPLH		ОН,	MAX	57	-	-
tPHL	SRLOAD ↓			44	-	-
tPHL	SRCLR ↓	OH.	MAX	36	-	-
tPLH		OH,	MAX	60	-	-
tPHL	RCK ↑			48	-	-
tPLH		Q7	MAX	-	53	57
tPHL	SH <sub>CP</sub>			-	53	57
tPLH	_	0.7	MAX	-	60	72
tPHL	- PL			-	60	72
tPLH		Ω7	MAX	-	72	84
tPHL	ST <sub>CP</sub>			-	72	84
tPLH	_	07	MAX	-	53	66
u ur	MR				30	- 00

UNIT fmax : MHz, other : ns