CSc 21100 (Fall 2019) Project 04 (20 points)

IMPORTANT!

Please follow the **submission guidelines** below or your submission will be rejected.

- 1. You are expected to submit both a lab report and the source files to Blackboard in a single submission attempt.
- 2. The source codes must be under a single project.
- 3. The VHDL project needs to be exported from Xilinx ISE Design Suite. To export VHDL project file, please refer to Blackboard -> Content -> Lab -> **Exporting VHDL Project Files**.
- 4. Naming convention:

```
Report: "FirstName_LastName_Project_XX_MMY.pdf" Project: "FirstName_LastName_Project_XX_MMY.zip"
```

Replace "XX" and "Y" with the actual project number and section number, respectively.

In this project, students are expected to use the Xilinx ISE Design Suite (Webpack edition) 14.7 to complete the following tasks.

Please read the instructions carefully. Failing to follow the instructions would lead to significant point deductions.

Task 1: Positive Edge Triggered D Flip-Flop (7 points)

Write a VHDL program to implement a Positive Edge Triggered D Flip-Flop. Please adopt the following entity declaration.

In this task, use the *LD* component (essentially a D Latch) defined in the *UNISIM* library. In order to use the *LD* component, please make sure you have the following lines in your VHDL program to include the *UNISIM* library.

```
library UNISIM;
use UNISIM.VComponents.all;
```

Then you will need to declare the component in the VDHL architecture definition. For example:

Then you can use it like this:

```
D_Latch_1 : LD port map (D=>Signal_1, G=>Signal_2, Q=>Signal_3);
```

In your program, please make sure you name the input/output signals according to the truth table.

D	CLK	Q	QN
0		0	1
1		1	0
X	0	last Q	last QN
X	1	last Q	last QN

Write a test-bench program and run simulations to validate your design. Use the given test cases in your test-bench program. Pay attention to the signal names, signal values, and the time.

```
constant CLK period : time := 10 ns;
36
37
38 BEGIN
       UUT: pet_d_ff PORT MAP(
39
        D \Rightarrow \overline{D}
40
          CLK => CLK,
41
        Q => Q,
QN => QN
42
43
44
      CLK_process : process
45
      begin
46
         CLK <= '0';
47
          wait for CLK_period/2;
48
49
         CLK <= '1';
          wait for CLK_period/2;
50
      end process;
51
52 -- *** Test Bench - User Defined Section ***
     tb : PROCESS
53
      BEGIN
54
       wait for 20 ns;
55
         d <= '0';
        wait for CLK_period*2;
d <= '1';</pre>
57
58
        wait for CLK_period*2;
d <= '0';</pre>
59
60
        wait for CLK_period*2;
d <= '1';</pre>
61
62
63 wait for C
64 WAIT; -- w
65 END PROCESS;
        wait for CLK_period*2;
          WAIT; -- will wait forever
66 -- *** End Test Bench - User Defined Section ***
67
68 END;
```

Requirement(s):

In your VHDL implementation

- (1) Please follow the structural design method;
- (2) Make use of the *LD* component.

Deliverable(s):

Your report:

- 1. Use your own language to describe the function of the module to be implemented in VHDL. (1 point)
- 2. Draw a circuit diagram of the module to show the design. (1 point)
- 3. Include your VHDL entity declaration(s), architecture definition(s) and the testbench program. (1 point)
- 4. Show simulation results (e.g. the waveforms). Explain the outcome of <u>each</u> testcase with screenshots. Show why the simulation result is correct. (2 points)


Your project file(s):

- 1. Can compile without any errors. (1 point)
- 2. Can run simulations without any errors. (1 point)

Note: no points will be given if requirements are not satisfied.

Task 2: T Flip-Flop (7 points)

A *T* (*toggle*) flip-flop changes state on every tick of the clock. The figures below show the symbol and illustrate the behavior of a positive-edge-triggered T flip-flop. Note that according to the logic symbol, the T flip-flop is edge triggered.



A T flip-flop can be built from a positive-edge-triggered (PET) D flip-flop. In the previous task, you implemented such a PET D flip-flop. In this task, please write a VHDL program to implement a T flip-flop by using the PET D flip-flop. Please adopt the following entity declaration.

Use the following test-bench program to run simulations and to validate your design.

```
1 LIBRARY ieee;
 2 USE ieee.std logic 1164.ALL;
 3 USE ieee.numeric std.ALL;
                                        21 BEGIN
 4 LIBRARY UNISIM;
                                         22
 5 USE UNISIM.Vcomponents.ALL;
                                         23
                                               UUT: t ff PORT MAP(
 6
                                                 QN => QN
                                        24
 7 ENTITY t ff tb IS
                                                  CLK => CLK.
                                        25
  END t ff tb;
 8
                                        26
                                                  Q => Q
 9
                                        27
                                               );
10 ARCHITECTURE behavioral OF t ff tb IS
                                        28
                                               -- Clock process definitions
11
     COMPONENT t ff
                                               CLK process :process
                                        29
      PORT ( QN : OUT STD LOGIC;
12
                                        30
           CLK: IN STD LOGIC;
13
                                                  CLK <= '0';
                                        31
           Q : OUT STD LOGIC);
                                        32
                                                  wait for CLK period/2;
     END COMPONENT;
                                                  CLK <= '1';
15
                                        33
     SIGNAL QN : STD LOGIC;
                                        34
                                                  wait for CLK period/2;
     SIGNAL CLK : STD LOGIC;
17
                                        35
                                               end process;
     SIGNAL Q : STD LOGIC;
18
                                        36
    constant CLK period : time := 10 ns; 37 END;
19
```

Requirement(s):

In your VHDL implementation

- (1) Please follow the structural design method;
- (2) Make use of the module(s) you implemented before.

Deliverable(s):

Your report:

- 1. Draw a circuit diagram of the module to show the design. (1 point)
- 2. Use your own language to explain how the circuit works. (1 point)
- 3. Include your VHDL entity declaration(s), architecture definition(s) and the testbench program. (1 point)
- 4. Show simulation results (e.g. the waveforms). Explain the outcome of <u>each</u> testcase with screenshots. Show why the simulation result is correct. (2 points)

Your project file(s):


- 5. Can compile without any errors. (1 point)
- **6.** Can run simulations without any errors. (1 point)

Note: no points will be given if requirements are not satisfied.

Task 3: 4-bit Binary Ripple Counter (6 points)

An n-bit binary counter can be constructed using n T flip-flops. In this task, please use the given design to implement a 4-bit binary ripple counter in VHDL.

Please use the following entity declaration for the counter.



Use the following test-bench program to run simulations and to validate your design.

```
1 LIBRARY ieee;
    USE ieee.std logic 1164.ALL;
   USE ieee.numeric std.ALL;
    LIBRARY UNISIM;
 5
   USE UNISIM. Vcomponents. ALL;
 6
 7
    ENTITY RippleCounter4b tb IS
 8
   END RippleCounter4b tb;
                                            25 BEGIN
 9
                                                   UUT: counter 4bit PORT MAP(
                                            26
   ARCHITECTURE behavioral OF
10
                                            27
                                                      CLK => CLK,
    RippleCounter4b tb IS
11
                                            28
                                                      Q3 => Q3,
       COMPONENT RippleCounter4b
12
                                            29
                                                      Q2 => Q2,
13
       PORT ( CLK : IN STD LOGIC;
                                                      Q1 => Q1,
                                            30
                 : OUT STD LOGIC:
              Q3
14
                                                      Q0 => Q0
                                            31
              Q2
                  : OUT
                           STD LOGIC;
15
                                            32
              Q1 : OUT
                            STD LOGIC;
16
                                            33
                                                   -- Clock process definitions
                            STD LOGIC);
17
              Q0
                 : OUT
                                            34
                                                   CLK process :process
18
       END COMPONENT;
                                                   begin
                                            35
19
       SIGNAL CLK : STD LOGIC;
                                                      CLK <= '0';
                                            36
       SIGNAL Q3 : STD LOGIC;
20
                                                      wait for CLK period/2;
                                            37
       SIGNAL Q2 : STD LOGIC;
21
                                            38
                                                      CLK <= '1';
                 : STD LOGIC;
       SIGNAL Q1
                                                      wait for CLK period/2;
                                            39
23
       SIGNAL Q0
                 : STD LOGIC;
                                                   end process;
                                            40
       constant CLK period : time := 10 ns; 41 END;
```

Requirement(s):

In your VHDL implementation

- (1) Please follow the structural design method;
- (2) Make use of the module(s) you implemented before.

Deliverable(s):

Your report:

- 1. Use your own language to explain how the circuit works. (1 point)
- 2. Include your VHDL entity declaration(s), architecture definition(s) and the testbench program. (1 point)
- 3. Show simulation results (e.g. the waveforms). Explain the outcome of <u>each</u> testcase with screenshots. Show why the simulation result is correct. (2 points)

Your project file(s):

- 1. Can compile without any errors. (1 point)
- 2. Can run simulations without any errors. (1 point)

Note: no points will be given if requirements are not satisfied.