
SLAS035 - OCTOBER 1983 - REVISED OCTOBER 1988



description


The ADC0804 is a CMOS 8-bit successive-approximation analog-to-digital converter that uses a modified potentiometric (256R) ladder. The ADC0804 is designed to operate from common microprocessor control buses, with the 3-state output latches driving the data bus. The ADC0804 can be made to appear to the microprocessor as a memory location or an I/O port. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

A differential analog voltage input allows increased common-mode rejection and offset of the zero-input analog voltage value. Although REF/2 is available to allow 8-bit conversion over smaller analog voltage spans or to make use of an external reference, ratiometric conversion is possible with REF/2 open. Without an external reference, the conversion takes place over a span from V_{CC} to ANLG GND. The ADC0804 can operate with an external clock signal or, with an additional resistor and capacitor, can operate using an on-chip clock generator.

The ADC0804C is characterized for operation from 0°C to 70°C. The ADC0804I is characterized for operation from –40°C to 85°C.

SLAS035 - OCTOBER 1983 - REVISED OCTOBER 1988

functional block diagram (positive logic)



SLAS035 - OCTOBER 1983 - REVISED OCTOBER 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	6.5 V
Input voltage range: CS, RD, WR	
Other inputs	. -0.3 V to V_{CC} + 0.3 V
Output voltage range	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Operating free-air temperature range: ADC0804C	0°C to 70°C
ADC0804I	40°C to 85°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values are with respect DGTL GND with DGTL GND and ANLG GND connected together (unless otherwise noted.)

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	6.3	V
Voltage at REF/2, V _{REF/2} (see Note 2),		0.25	2.5		V
High-level input voltage at $\overline{\text{CS}}$, $\overline{\text{RD}}$, or $\overline{\text{WR}}$, V_{IH}				15	V
Low-level input voltage at CS, RD, or WR, VIL				0.8	V
Analog ground voltage (see Note 3)			0	1	V
Analog input voltage (see Note 4)		-0.05		V _{CC} + 0.05	V
Clock iput frequency, f _{clock} (see Note 5)		100	640	1460	kHz
uty cycle for f _{clock ≥} 640 kHz (see Note 5)				60	%
Pulse durartion, clock input (high or low) for f _{clock} < 640 kHz, t _W (CLK) (see Note 5)		275	781		ns
Pulse durartion, WR input low, (start conversion), t _W (WR)					ns
Operating free air temperature T.	ADC0804C	0		70	°C
Operating free-air temperature, T _A	ADC0804I	-40		85	-0

- NOTES: 2. The internal reference voltage is equal to the voltage applied to REF/2 or approximately equal to one-half of the V_{CC} when REF/2 is left open. The voltage at REF/2 should be one-half the full-scale differential input voltage between the analog inputs. Thus, the differential input voltage range when REF/2 is open and V_{CC} = 5 V is 0 V to 5 V. V_{REF/2} for an input voltage range from 0.5 V to 3.5 V (full-scale differential voltage of 3 V) is 1.5 V.
 - 3. These values are with respect to DGTL GND.
 - 4. When the differential input voltage $(V_{||+} V_{||-})$ is less than or equal to 0 V, the output code is 0000 0000.
 - 5. Total unadjusted error is specified only at an f_{Clock} of 640 kHz with a duty cycle of 40% to 60% (pulse duration 625 ns to 937 ns). For frequencies above this limit or pulse duration below 625 ns, error may increase. The duty cycle limits should be observed for an f_{Clock} greater than 640 kHz. Below 640 kHz, this duty cycle limit can be exceeded provided t_{W(CLK)} remains within limits.



SLAS035 - OCTOBER 1983 - REVISED OCTOBER 1988

electrical characteristics over recommended range of operating free-air temperature, $V_{CC} = 5 \text{ V}$, $f_{clock} = 640 \text{ kHz}$, $V_{REF/2} = 2.5 \text{ V}$ (unless otherwise noted)

PARAMETER			TEST CONDITIONS			TYP [†]	MAX	UNIT
V	High-level output voltage	All outputs	$V_{CC} = 4.75 \text{ V},$	I _{OH} = -360 μA	2.4			V
VOH		DB and INTR	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -10 \mu A$	4.5			
VOL	Low-level output voltage	Data outputs	$V_{CC} = 4.75 \text{ V},$	I _{OL} = 1.6 mA			0.4	V
		INTR output	$V_{CC} = 4.75 \text{ V},$	I _{OL} = 1 mA			0.4	
		CLK OUT	$V_{CC} = 4.75 \text{ V},$	I _{OL} = 360 μA			0.4	
V _{T+}	T ₊ Clock positive-going threshold voltage				2.7	3.1	3.5	V
V _T –	Clock negative-going thresho	ld voltage			1.5	1.8	2.1	V
$V_{T+}-V_{T-}$	T_ Clock input hysteresis				0.6	1.3	2	V
lΗ	High-level input current					0.005	1	μΑ
I _{IL}	Low-level input current					-0.005	-1	μΑ
			V _O = 0				-3	
IOZ Off-state output current		V _O = 5 V				3	μΑ	
I _{OHS}	Short-current output current	Output high	$V_{O} = 0$,	T _A = 25°C	-4.5	-6		mA
lols	Short-circuit output current	Output low	$V_0 = 5 V$,	T _A = 25°C	9	16		mA
ICC	Supply current plus reference current		V _{REF/2} = open,	$T_A = 25^{\circ}C$, $\overline{CS} = 5 \text{ V}$		1.9	2.5	mA
R _{REF/2}	Input resistance to reference ladder		See Note 6		1	1.3		kΩ
Ci	Input capacitance (control)					5	7.5	pF
Co	Output capacitance (DB)					5	7.5	pF

operating characteristics over recommended operating free-air temperature, V_{CC} = 5 V, $V_{REF/2}$ = 2.5 V, f_{clock} = 640 kHz (unless otherwise noted)

PARAMETER		TEST CONDITI	MIN	TYP†	MAX	UNIT	
	Supply-voltage-variation error (see Notes 2 and 7)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			±1/16	±1/8	LSB
	Total unadjusted error (see Notes 7 and 8)	V _{REF/2} = 2.5 V				±1	LSB
	DC common-mode error (see Note 8)				±1/16	±1/8	LSB
t _{en}	Output enable time	C _L = 100 pF			135	200	ns
tdis	Output disable time	$C_L = 10 pF$,	$R_L = 10 \text{ k}\Omega$		125	200	ns
td(INTR)	Delay time to reset INTR				300	450	nx
tconv	Conversion cycle time (see Note 9)	f _{Clock} = 100 kHz to 1.46 MHz		65 1/2		72 1/2	clock cycles
	Conversion time			103		114	μs
CR	Free-running conversion rate	INTR connected to WR,	CS at 0 V			8827	conv/s

[†] All typical values are at $T_A = 25$ °C.

NOTES: 2. The internal reference voltage is equal to the voltage applied to REF/2 or approximately equal to one-half of the V_{CC} when REF/2 is left open. The voltage at REF/2 should be one-half the full-scale differential input voltage between the analog inputs. Thus, the differential input voltage when REF/2 is open and V_{CC} = 5 V is 0 to 5 V. V_{REF}/2 for an input voltage range from 0.5 V to 3.5 V (full-scale differential voltage of 3 V) is 1.5 V.

- 6. The resistance is calculated from the current drawn from a 5-V supply applied to ANLG GND and REF/2.
- 7. These parameters are specified for the recommended analog input voltage range.
- 8. All errors are measured with reference to an ideal straight line through the end points of the analog-to-digital transfer characteristic
- Although internal conversion is completed in 64 clock periods, a CS or WR low-to-high transition is followed by 1 to 8 clock periods
 <u>before</u> conversion starts. After conversion is completed, part of another clock period is required before a high-to-low transition of
 <u>INTR</u> completes the cycle.



SLAS035 - OCTOBER 1983 - REVISED OCTOBER 1988

PARAMETER MEASUREMENT INFORMATION




Figure 1. Read Operation Timing Diagram




Figure 2. Write Operation Timing Diagram

SLAS035 - OCTOBER 1983 - REVISED OCTOBER 1988

PRINCIPLES OF OPERATION

The ADC0804 contains a circuit equivalent to a 256-resistor network. Analog switches are sequenced by successive-approximation logic to match an analog differential input voltage $(V_{I+} - V_{I-})$ to a corresponding tap on the 256-resistor network. The most significant bit (MSB) is tested first. After eight comparisons (64 clock periods), an 8-bit binary code (1111 1111 = full scale) is transferred to an output latch and the interrupt ($\overline{\text{INTR}}$) output goes low. The device can be operated in a free-running mode by connecting the $\overline{\text{INTR}}$ output to the write ($\overline{\text{WR}}$) input and holding the conversion start ($\overline{\text{CS}}$) input at a low level. To ensure startup under all conditions, a low-level $\overline{\text{WR}}$ input is required during the power-up cycle. Taking $\overline{\text{CS}}$ low anytime after that will interrupt a conversion in process.

When WR goes low, the ADC0804 successive-approximation register (SAR) and 8-bit shift register are reset. As long as both \overline{CS} and \overline{WR} remain low, the ADC0804 remains in a reset state. One to eight clock periods after \overline{CS} or \overline{WR} makes a low-to-high transition, conversion starts.

When $\overline{\text{CS}}$ and $\overline{\text{WR}}$ are low, the start flip-flop is set and the interrupt flip-flop and 8-bit register are reset. The next clock pulse transfers a logic high to the output of the start flip-flop. The logic high is ANDed with the next clock pulse, placing a logic high on the reset input of the start flip-flop. If either $\overline{\text{CS}}$ or $\overline{\text{WR}}$ have gone high, the set signal to the start flip-flop is removed, causing it to be reset. A logic high is placed on the D input of the 8-bit shift register and the conversion process is started. If $\overline{\text{CS}}$ and $\overline{\text{WR}}$ are still low, the start flip-flop, the 8-bit shift register, and the SAR remain reset. This action allows for wide $\overline{\text{CS}}$ and $\overline{\text{WR}}$ inputs with conversion starting from one to eight clock periods after one of the inputs goes high.

When the logic high input has been clocked through the 8-bit shift register, completing the SAR search, it is applied to an AND gate controlling the output latches and to the D input of a flip-flop. On the next clock pulse, the digital word is transferred to the 3-state output latches and the interrupt flip-flop is set. The output of the interrupt flip-flop is inverted to provide an INTR output that is high during conversion and low when the conversion is completed.

When a low is at both \overline{CS} and \overline{RD} , an output is applied to the DB0 through DB7 outputs and the interrupt flip-flop is reset. When either the \overline{CS} or \overline{RD} inputs return to a high state, the DB0 through DB7 outputs are disabled (returned to the high-impedance state). The interrupt flip-flop remains reset.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated