

A


B

29

C


D

U3A




EP4CE6F17C8/EP4CE10F17C8

U3B



EP4CE6F17C8/EP4CE10F17C8

U3D



EP4CE6F17C8/EP4CE10F17C8

Title **AX301** [Http://www.heijin.org](http://www.heijin.org)

Size: Orcad A Number: 2 Revision: 1.0

Date: 2022/12/12 Time: 14:08:09 Sheet 2 of 7

File: C:\Users\w\h\Desktop\HY1911\FPGA1.SchDoc



U3E

BANK 5

IO, RUP3, (DM1R/BWS#1R)/()
 IO, RDN3, (DQ1R)/()
 IO, DIFFIO_R11n, (DQS3R/CQ3R#)/(DQS3R/CQ3R#)
 IO, DIFFIO_R11p, (DQ1R)/()
 IO, DIFFIO_R10n, (DQ1R)/()
 IO, DIFFIO_R10p, (DQ1R)/()
 IO, VREFB5N0
 IO, (DQ1R)/()
 IO, DIFFIO_R9n, (DQ1R)/()
 IO, DIFFIO_R9p
 IO, DIFFIO_R8n, (DQ1R)/()
 IO, DIFFIO_R8p, (DQS1R/CQ1R#,DPCLK4)/(DQS1R/CQ1R#,DPCLK4)
 IO, DIFFIO_R7n, (DEV_OE)
 IO, DIFFIO_R7p, (DEV_CLRN)
 IO, DIFFIO_R6n, (DQ1R)/()
 IO, DIFFIO_R6p
 IO, (DQ1R)/()

EP4CE6F17C8/EP4CE10F17C8

U3F

BANK 6

IO, DIFFIO_R4n, (INIT_DONE)
 IO, DIFFIO_R4p, (CRC_ERROR)
 IO, DIFFIO_R3n, (nCeo)
 IO, DIFFIO_R3p, (CLKUSR)
 IO, (DQS0R/CQ1R,DPCLK5)/(DQS0R/CQ1R,DPCLK5)
 IO, VREFB6N0
 IO, DIFFIO_R2n
 IO, DIFFIO_R2p
 IO, DIFFIO_R1n, (DQS2R/CQ3R)/(DQS2R/CQ3R)
 IO, DIFFIO_R1p

EP4CE6F17C8/EP4CE10F17C8

U3G

BANK 7

IO, DIFFIO_T21n
 IO, DIFFIO_T21p, (DQ5T)/(DQ5T)
 IO, DIFFIO_T20n
 IO, DIFFIO_T20p, (DQS0T/CQ1T,DPCLK6)/(DQS0T/CQ1T,DPCLK6)
 IO, DIFFIO_T19n
 IO, DIFFIO_T19p, (DQ5T)/(DQ5T)
 IO, PLL2_CLKOUTn
 IO, PLL2_CLKOUTp
 IO, RUP4
 IO, RDN4
 IO, DIFFIO_T18n, (DQ5T)/(DQ5T)
 IO, DIFFIO_T18p, (DQ5T)/(DQ5T)
 IO, DIFFIO_T17n, (DQ5T)/(DQ5T)
 IO, DIFFIO_T17p, (DQ5T)/(DQ5T)
 IO, VREFB7N0
 IO, DIFFIO_T16n
 IO, DIFFIO_T16p, (DQS2T/CQ3T)/(DQS2T/CQ3T)
 IO, DIFFIO_T15n
 IO, DIFFIO_T15p
 IO, DIFFIO_T14n, (DQ5T)/(DQ5T)
 IO, DIFFIO_T14p, (DQ5T)/(DQ5T)
 IO, DIFFIO_T13n, (DQ5T)/(DQ5T)
 IO, DIFFIO_T13p, (DM5T/BWS#5T)/(DM5T/BWS#5T)
 IO, (DQS4T/CQ5T)/(DQS4T/CQ5T)
 IO, DIFFIO_T12n
 IO, DIFFIO_T12p

EP4CE6F17C8/EP4CE10F17C8

U3H

BANK 8

IO, DIFFIO_T11n
 IO, DIFFIO_T11p
 IO, (DQS5T/CQ5T#)/(DQS5T/CQ5T#)
 IO, (DQ3T)/(DQ5T)
 IO, DIFFIO_T10n, (DATA2), (DQ3T)/(DQ5T)
 IO, DIFFIO_T10p, (DATA3)
 IO, DIFFIO_T9n, (DQ3T)/(DQ5T)
 IO, DIFFIO_T9p, (DATA4), (DQ3T)/(DQ5T)
 IO, DIFFIO_T8n
 IO, DIFFIO_T8p
 IO, VREFB8N0
 IO, DIFFIO_T7n, (DQS3T/CQ3T#)/(DQS3T/CQ3T#)
 IO, DIFFIO_T7p, (DQ3T)/(DQ5T)
 IO, (DATA5), (DQ3T)/(DQ5T)
 IO, (DATA6), (DQ3T)/(DQ5T)
 IO, DIFFIO_T6n, (DATA7), (DQ3T)/(DQ5T)
 IO, DIFFIO_T5n
 IO, DIFFIO_T5p, (DQ3T)/(DQ5T)
 IO, DIFFIO_T4n, (DM3T/BWS#3T)/(DM3T/BWS#3T)
 IO, DIFFIO_T4p
 IO, DIFFIO_T3n
 IO, DIFFIO_T3p
 IO, DIFFIO_T2n
 IO, DIFFIO_T2p, (DQS1T/CQ1T#,DPCLK7)/(DQS1T/CQ1T#,DPCLK7)
 IO, DIFFIO_T1n
 IO, DIFFIO_T1p

EP4CE6F17C8/EP4CE10F17C8



Title AX301 [Http://www.heijin.org](http://www.heijin.org)

Size: Orcad A Number: 3 Revision: 1.0








Date: 2022/12/12 Time: 14:08:09 Sheet 3 of 7

File: C:\Users\wh\Desktop\HY1911\FPGA2.SchDoc







USB




50M




16Mbit FLASH(EPCS16)



JTAG



3.3V/2.5V/1.2V POWER



Title **AX301** [Http://www.heijin.org](http://www.heijin.org)



Size: A4 Number:4 Revision:*

Date: 2022/12/12 Time: 14:08:09 Sheet4 of 7

File: C:\Users\wh\Desktop\HY1911\FPGA3.SchDoc

Altium

8 LED



Title		
Size A4	Number	Revision
Date: 2022/12/12	Sheet of	
File: C:\Users\wh\Desktop\HY1911\PORT.SchDoc	Drawn By:	