

# EE 599 Spring 2020 Homework 1

Name: Pengmiao Zhang


ID: 7865959675

Github Repo: [https://github.com/pengmiao-usc/EE-599\\_PengmiaoZhang\\_7865959675](https://github.com/pengmiao-usc/EE-599_PengmiaoZhang_7865959675)

## 1. Odd-even transposition sort


### 1.1. 16 elements

#### 1.1.1. Waveforms




#### 1.1.2. Schematics

##### 1.1.2.1. OE\_Sort




##### 1.1.2.2. Compare\_and\_Swap




### 1.1.3.Synthesis

#### 1.1.3.1. OE\_Sort



#### 1.1.3.2. Compare\_and\_Swap



#### 1.1.4.Resource Report

## SYNTHESIZED DESIGN - xc7z007sclg225-2 (active)

Utilization	Tcl Console	Messages	Log	Reports	Design Runs	Timing
Q	≡	≡	Q	≡	≡	%
Hierarchy						
Summary						
▼ Slice Logic						
▼ Slice LUTs (10%)						
LUT as Logic (10%)						
▼ Slice Registers (7%)						
Register as Flip Flop (7%)						
Memory						
DSP						
▼ IO and GT Specific						
Boned IOB (>100%)						
▼ Clocking						
BUFGCTRL (3%)						
Specific Feature						
Primitives						
Black Boxes						
Instantiated Netlists						
Name	^1	Slice LUT...	Slice Registe...	Bonded IOB (54)	BUFGCTRL (32)	
▼ OE_Sort		1440	1920	257	1	
genblk2[0].(null)[0].CS1 (Compare_and_Swap)		12	16	0	0	
genblk2[0].(null)[2].CS1 (Compare_and_Swap_3)		24	16	0	0	
genblk2[0].(null)[4].CS1 (Compare_and_Swap_4)		24	16	0	0	
genblk2[0].(null)[6].CS1 (Compare_and_Swap_5)		24	16	0	0	
genblk2[0].(null)[8].CS1 (Compare_and_Swap_6)		24	16	0	0	
genblk2[0].(null)[10].CS1 (Compare_and_Swap_0)		24	16	0	0	
genblk2[0].(null)[12].CS1 (Compare_and_Swap_1)		24	16	0	0	
genblk2[0].(null)[14].CS1 (Compare_and_Swap_2)		36	16	0	0	
genblk2[1].(null)[1].CS2 (Compare_and_Swap_54)		12	16	0	0	
genblk2[1].(null)[3].CS2 (Compare_and_Swap_55)		12	16	0	0	
genblk2[1].(null)[5].CS2 (Compare_and_Swap_56)		12	16	0	0	
genblk2[1].(null)[7].CS2 (Compare_and_Swap_57)		12	16	0	0	
genblk2[1].(null)[9].CS2 (Compare_and_Swap_58)		12	16	0	0	
genblk2[1].(null)[11].CS2 (Compare_and_Swap_52)		12	16	0	0	
genblk2[1].(null)[13].CS2 (Compare_and_Swap_53)		12	16	0	0	
genblk2[2].(null)[0].CS1 (Compare_and_Swap_59)		0	16	0	0	
genblk2[2].(null)[2].CS1 (Compare_and_Swap_63)		12	16	0	0	
genblk2[2].(null)[4].CS1 (Compare_and_Swap_64)		12	16	0	0	
genblk2[2].(null)[6].CS1 (Compare_and_Swap_65)		12	16	0	0	
genblk2[2].(null)[8].CS1 (Compare_and_Swap_66)		12	16	0	0	
genblk2[2].(null)[10].CS1 (Compare_and_Swap_60)		12	16	0	0	
genblk2[2].(null)[12].CS1 (Compare_and_Swap_61)		12	16	0	0	
genblk2[2].(null)[14].CS1 (Compare_and_Swap_62)		24	16	0	0	
genblk2[3].(null)[1].CS2 (Compare_and_Swap_69)		12	16	0	0	
genblk2[3].(null)[3].CS2 (Compare_and_Swap_70)		12	16	0	0	
genblk2[3].(null)[5].CS2 (Compare_and_Swap_71)		12	16	0	0	
genblk2[3].(null)[7].CS2 (Compare_and_Swap_72)		12	16	0	0	
genblk2[3].(null)[9].CS2 (Compare_and_Swap_73)		12	16	0	0	
genblk2[3].(null)[11].CS2 (Compare_and_Swap_67)		12	16	0	0	
genblk2[3].(null)[13].CS2 (Compare_and_Swap_68)		12	16	0	0	
genblk2[4].(null)[0].CS1 (Compare_and_Swap_74)		0	16	0	0	
genblk2[4].(null)[2].CS1 (Compare_and_Swap_78)		12	16	0	0	
genblk2[4].(null)[4].CS1 (Compare_and_Swap_79)		12	16	0	0	
genblk2[4].(null)[6].CS1 (Compare_and_Swap_80)		12	16	0	0	

Utilization x Tcd Console Messages Log Reports Design Runs Timing

Hierarchy

Summary

▼ Slice Logic

▼ Slice LUTs (10%)

LUT as Logic (10%)

▼ Slice Registers (7%)

Register as Flip Flop (7%)

Memory

DSP

▼ IO and GT Specific

Bonded IOB (>100%)

▼ Clocking

BUFGCTRL (3%)

Specific Feature

Primitives

Black Boxes

Instantiated Netlists

Hierarchy

Summary

▼ Slice Logic

▼ Slice LUTs (10%)

LUT as Logic (10%)

▼ Slice Registers (7%)

Register as Flip Flop (7%)

Memory

DSP

▼ IO and GT Specific

Bonded IOB (>100%)

▼ Clocking

BUFGCTRL (3%)

Specific Feature

Primitives

Black Boxes

Instantiated Netlists

Name	Slice LUT...	Slice Registe...	Bonded IOB (54)	BUFGCTRL (32)
genblk2[4].(null)[4].CS1 (Compare_and_Swap_79)	12	16	0	0
genblk2[4].(null)[6].CS1 (Compare_and_Swap_80)	12	16	0	0
genblk2[4].(null)[8].CS1 (Compare_and_Swap_81)	12	16	0	0
genblk2[4].(null)[10].CS1 (Compare_and_Swap_75)	12	16	0	0
genblk2[4].(null)[12].CS1 (Compare_and_Swap_76)	12	16	0	0
genblk2[4].(null)[14].CS1 (Compare_and_Swap_77)	24	16	0	0
genblk2[5].(null)[1].CS2 (Compare_and_Swap_84)	12	16	0	0
genblk2[5].(null)[3].CS2 (Compare_and_Swap_85)	12	16	0	0
genblk2[5].(null)[5].CS2 (Compare_and_Swap_86)	12	16	0	0
genblk2[5].(null)[7].CS2 (Compare_and_Swap_87)	12	16	0	0
genblk2[5].(null)[9].CS2 (Compare_and_Swap_88)	12	16	0	0
genblk2[5].(null)[11].CS2 (Compare_and_Swap_82)	12	16	0	0
genblk2[5].(null)[13].CS2 (Compare_and_Swap_83)	12	16	0	0
genblk2[6].(null)[0].CS1 (Compare_and_Swap_89)	0	16	0	0
genblk2[6].(null)[2].CS1 (Compare_and_Swap_93)	12	16	0	0
genblk2[6].(null)[4].CS1 (Compare_and_Swap_94)	12	16	0	0
genblk2[6].(null)[6].CS1 (Compare_and_Swap_95)	12	16	0	0
genblk2[6].(null)[8].CS1 (Compare_and_Swap_96)	12	16	0	0
genblk2[6].(null)[10].CS1 (Compare_and_Swap_90)	12	16	0	0
genblk2[6].(null)[12].CS1 (Compare_and_Swap_91)	12	16	0	0
genblk2[6].(null)[14].CS1 (Compare_and_Swap_92)	24	16	0	0
genblk2[7].(null)[1].CS2 (Compare_and_Swap_99)	12	16	0	0
genblk2[7].(null)[3].CS2 (Compare_and_Swap_100)	12	16	0	0
genblk2[7].(null)[5].CS2 (Compare_and_Swap_101)	12	16	0	0
genblk2[7].(null)[7].CS2 (Compare_and_Swap_102)	12	16	0	0
genblk2[7].(null)[9].CS2 (Compare_and_Swap_103)	12	16	0	0
genblk2[7].(null)[11].CS2 (Compare_and_Swap_97)	12	16	0	0
genblk2[7].(null)[13].CS2 (Compare_and_Swap_98)	12	16	0	0
genblk2[8].(null)[0].CS1 (Compare_and_Swap_104)	0	16	0	0
genblk2[8].(null)[2].CS1 (Compare_and_Swap_108)	12	16	0	0
genblk2[8].(null)[4].CS1 (Compare_and_Swap_109)	12	16	0	0
genblk2[8].(null)[6].CS1 (Compare_and_Swap_110)	12	16	0	0
genblk2[8].(null)[8].CS1 (Compare_and_Swap_111)	12	16	0	0
genblk2[8].(null)[10].CS1 (Compare_and_Swap_105)	12	16	0	0
genblk2[8].(null)[12].CS1 (Compare_and_Swap_106)	12	16	0	0

Utilization x Tcd Console Messages Log Reports Design Runs Timing

Hierarchy

Summary

Slice Logic

Slice LUTs (10%)

LUT as Logic (10%)

Slice Registers (7%)

Register as Flip Flop (7%)

MemoryDSPIO and GT Specific

Bonded IOB (>100%)

Clocking

BUFGCTRL (3%)

Specific FeaturePrimitivesBlack BoxesInstantiated Netlists

Hierarchy

1

Name

Slice LUT...

Slice Registe...

Bonded IOB (54)

BUFGCTRL (32)

genblk2[8].(null)[14].CS1 (Compare\_and\_Swap\_107)

24

16

0

0

genblk2[9].(null)[1].CS2 (Compare\_and\_Swap\_114)

12

16

0

0

genblk2[9].(null)[3].CS2 (Compare\_and\_Swap\_115)

12

16

0

0

genblk2[9].(null)[5].CS2 (Compare\_and\_Swap\_116)

12

16

0

0

genblk2[9].(null)[7].CS2 (Compare\_and\_Swap\_117)

12

16

0

0

genblk2[9].(null)[9].CS2 (Compare\_and\_Swap\_118)

12

16

0

0

genblk2[9].(null)[11].CS2 (Compare\_and\_Swap\_112)

12

16

0

0

genblk2[9].(null)[13].CS2 (Compare\_and\_Swap\_113)

12

16

0

0

genblk2[10].(null)[0].CS1 (Compare\_and\_Swap\_7)

0

16

0

0

genblk2[10].(null)[2].CS1 (Compare\_and\_Swap\_11)

12

16

0

0

genblk2[10].(null)[4].CS1 (Compare\_and\_Swap\_12)

12

16

0

0

genblk2[10].(null)[6].CS1 (Compare\_and\_Swap\_13)

12

16

0

0

genblk2[10].(null)[8].CS1 (Compare\_and\_Swap\_14)

12

16

0

0

genblk2[10].(null)[10].CS1 (Compare\_and\_Swap\_8)

12

16

0

0

genblk2[10].(null)[12].CS1 (Compare\_and\_Swap\_9)

12

16

0

0

genblk2[10].(null)[14].CS1 (Compare\_and\_Swap\_10)

24

16

0

0

genblk2[11].(null)[1].CS2 (Compare\_and\_Swap\_17)

12

16

0

0

genblk2[11].(null)[3].CS2 (Compare\_and\_Swap\_18)

12

16

0

0

genblk2[11].(null)[5].CS2 (Compare\_and\_Swap\_19)

12

16

0

0

genblk2[11].(null)[7].CS2 (Compare\_and\_Swap\_20)

12

16

0

0

genblk2[11].(null)[9].CS2 (Compare\_and\_Swap\_21)

12

16

0

0

genblk2[11].(null)[11].CS2 (Compare\_and\_Swap\_15)

12

16

0

0

genblk2[11].(null)[13].CS2 (Compare\_and\_Swap\_16)

12

16

0

0

genblk2[12].(null)[0].CS1 (Compare\_and\_Swap\_22)

0

16

0

0

genblk2[12].(null)[2].CS1 (Compare\_and\_Swap\_26)

12

16

0

0

genblk2[12].(null)[4].CS1 (Compare\_and\_Swap\_27)

12

16

0

0

genblk2[12].(null)[6].CS1 (Compare\_and\_Swap\_28)

12

16

0

0

genblk2[12].(null)[8].CS1 (Compare\_and\_Swap\_29)

12

16

0

0

genblk2[12].(null)[10].CS1 (Compare\_and\_Swap\_23)

12

16

0

0

genblk2[12].(null)[12].CS1 (Compare\_and\_Swap\_24)

12

16

0

0

genblk2[12].(null)[14].CS1 (Compare\_and\_Swap\_25)

24

16

0

0

genblk2[13].(null)[1].CS2 (Compare\_and\_Swap\_32)

12

16

0

0

genblk2[13].(null)[3].CS2 (Compare\_and\_Swap\_33)

12

16

0

0

genblk2[13].(null)[5].CS2 (Compare\_and\_Swap\_34)

12

16

0

0

genblk2[13].(null)[7].CS2 (Compare\_and\_Swap\_35)

12

16

0

0

genblk2[13].(null)[5].CS2 (Compare\_and\_Swap\_34)

12

16

0

0

genblk2[13].(null)[7].CS2 (Compare\_and\_Swap\_35)

12

16

0

0

genblk2[13].(null)[9].CS2 (Compare\_and\_Swap\_36)

12

16

0

0

genblk2[13].(null)[11].CS2 (Compare\_and\_Swap\_30)

12

16

0

0

genblk2[13].(null)[13].CS2 (Compare\_and\_Swap\_31)

12

16

0

0

genblk2[14].(null)[0].CS1 (Compare\_and\_Swap\_37)

0

16

0

0

genblk2[14].(null)[2].CS1 (Compare\_and\_Swap\_41)

12

16

0

0

genblk2[14].(null)[4].CS1 (Compare\_and\_Swap\_42)

12

16

0

0

genblk2[14].(null)[6].CS1 (Compare\_and\_Swap\_43)

12

16

0

0

genblk2[14].(null)[8].CS1 (Compare\_and\_Swap\_44)

12

16

0

0

genblk2[14].(null)[10].CS1 (Compare\_and\_Swap\_38)

12

16

0

0

genblk2[14].(null)[12].CS1 (Compare\_and\_Swap\_39)

12

16

0

0

genblk2[14].(null)[14].CS1 (Compare\_and\_Swap\_40)

12

16

0

0

genblk2[15].(null)[1].CS2 (Compare\_and\_Swap\_47)

0

16

0

0

genblk2[15].(null)[3].CS2 (Compare\_and\_Swap\_48)

0

16

0

0

genblk2[15].(null)[5].CS2 (Compare\_and\_Swap\_49)

0

16

0

0

genblk2[15].(null)[7].CS2 (Compare\_and\_Swap\_50)

0

16

0

0

genblk2[15].(null)[9].CS2 (Compare\_and\_Swap\_51)

0

16

0

0

genblk2[15].(null)[11].CS2 (Compare\_and\_Swap\_45)

0

16

0

0

genblk2[15].(null)[13].CS2 (Compare\_and\_Swap\_46)

0

16

0

0

## 1.1.5.Timing Report

SYNTHESIZED DESIGN - xc7z007scfg225-2 (active)

Utilization	Tcl Console	Messages	Log	Reports	Design Runs	Timing x
Q						
Design Timing Summary						
General Information						
Timer Settings						
Design Timing Summary						
Clock Summary (1)						
> Check Timing (256)						
> Intra-Clock Paths						
Inter-Clock Paths						
Other Path Groups						
User Ignored Paths						
> Unconstrained Paths						


Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.207 ns	Worst Hold Slack (WHS): 0.194 ns	Worst Pulse Width Slack (WPWS): 2.000 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 1792	Total Number of Endpoints: 1792	Total Number of Endpoints: 1921

All user specified timing constraints are met.


## 1.2. 32 elements

### 1.2.1.Schematics

#### 1.2.1.1. OE\_Sort




#### 1.2.1.2. Compare\_and\_Swap




### 1.2.2.Synthesis

#### 1.2.2.1. OE\_Sort



#### 1.2.2.2. Compare\_and\_Swap





### 1.2.3.Resource Report

SYNTHESIZED DESIGN - xc7z007sclg225-2 (active)					
Utilization					
Hierarchy		Q	≡	≡	%
Hierarchy		Q	≡	≡	%
Summary		Hierarchy			
▼ Slice Logic		Name	^1	Slice LUT...	Slice Registe...
▼ Slice LUTs (41%)				Bonded IOB (54)	BUFGCTRL (32)
LUT as Logic (41%)					
▼ Slice Registers (28%)		▼ OE_Sort			
Register as Flip Flop (28%)		genblk2[0].(null)[0].CS1 (Compare_and_Swap)		12	16
Memory		genblk2[0].(null)[2].CS1 (Compare_and_Swap_10)		24	16
DSP		genblk2[0].(null)[4].CS1 (Compare_and_Swap_12)		24	16
▼ IO and GT Specific		genblk2[0].(null)[6].CS1 (Compare_and_Swap_13)		24	16
Bonded IOB (>100%)		genblk2[0].(null)[8].CS1 (Compare_and_Swap_14)		24	16
▼ Clocking		genblk2[0].(null)[10].CS1 (Compare_and_Swap_0)		24	16
BUFGCTRL (3%)		genblk2[0].(null)[12].CS1 (Compare_and_Swap_1)		24	16
Specific Feature		genblk2[0].(null)[14].CS1 (Compare_and_Swap_2)		24	16
Primitives		genblk2[0].(null)[16].CS1 (Compare_and_Swap_3)		24	16
Black Boxes		genblk2[0].(null)[18].CS1 (Compare_and_Swap_4)		24	16
Instantiated Netlists		genblk2[0].(null)[20].CS1 (Compare_and_Swap_5)		24	16
		genblk2[0].(null)[22].CS1 (Compare_and_Swap_6)		24	16
		genblk2[0].(null)[24].CS1 (Compare_and_Swap_7)		24	16
		genblk2[0].(null)[26].CS1 (Compare_and_Swap_8)		24	16
		genblk2[0].(null)[28].CS1 (Compare_and_Swap_9)		24	16
		genblk2[0].(null)[30].CS1 (Compare_and_Swap_11)		36	16
		genblk2[1].(null)[1].CS2 (Compare_and_Swap_175)		12	16
		genblk2[1].(null)[3].CS2 (Compare_and_Swap_181)		12	16
		genblk2[1].(null)[5].CS2 (Compare_and_Swap_182)		12	16
		genblk2[1].(null)[7].CS2 (Compare_and_Swap_183)		12	16
		genblk2[1].(null)[9].CS2 (Compare_and_Swap_184)		12	16
		genblk2[1].(null)[11].CS2 (Compare_and_Swap_170)		12	16
		genblk2[1].(null)[13].CS2 (Compare_and_Swap_171)		12	16
		genblk2[1].(null)[15].CS2 (Compare_and_Swap_172)		12	16
		genblk2[1].(null)[17].CS2 (Compare_and_Swap_173)		12	16
		genblk2[1].(null)[19].CS2 (Compare_and_Swap_174)		12	16
		genblk2[1].(null)[21].CS2 (Compare_and_Swap_176)		12	16
		genblk2[1].(null)[23].CS2 (Compare_and_Swap_177)		12	16
		genblk2[1].(null)[25].CS2 (Compare_and_Swap_178)		12	16
		genblk2[1].(null)[27].CS2 (Compare_and_Swap_179)		12	16
		genblk2[1].(null)[29].CS2 (Compare_and_Swap_180)		12	16
		genblk2[2].(null)[0].CS1 (Compare_and_Swap_340)		0	16
		genblk2[2].(null)[2].CS1 (Compare_and_Swap_351)		12	16

## 1.2.4.Timing Report

Utilization

Tcd Console

Messages

Log

Reports

Design Runs

Timing x

Q

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (512)

Intra-Clock Paths

Inter-Clock Paths

Other Path Groups

User Ignored Paths

Unconstrained Paths

Setup

Hold

Pulse Width

Worst Negative Slack (WNS): 2.207 ns

Total Negative Slack (TNS): 0.000 ns

Number of Failing Endpoints: 0

Total Number of Endpoints: 7680

Worst Hold Slack (WHS): 0.194 ns

Total Hold Slack (THS): 0.000 ns

Number of Failing Endpoints: 0

Total Number of Endpoints: 7680

Worst Pulse Width Slack (WPWS): 2.000 ns

Total Pulse Width Negative Slack (TPWS): 0.000 ns

Number of Failing Endpoints: 0


Total Number of Endpoints: 7937

All user specified timing constraints are met.


## 1.3. 64 elements

### 1.3.1.Schematics

#### 1.3.1.1. OE\_Sort




### 1.3.1.2. Compare\_and\_Swap




## 1.3.2.Synthesis

### 1.3.2.1. OE\_Sort



### 1.3.2.2. Compare\_and\_Swap



### 1.3.3.Resource Report

Utilization					
Hierarchy					
Hierarchy		Hierarchy			
		Name	Slice LUTs ...	Slice Register...	Bonded IOB (54)
▼ OE_Sort			24192	32256	1025
▼ Slice Logic					1
▼ Slice LUTs (>100%)					
LUT as Logic (>100%)					
▼ Slice Registers (>100%)					
Register as Flip Flop (>100%)					
Memory					
DSP					
▼ IO and GT Specific					
Bonded IOB (>100%)					
▼ Clocking					
BUFGCTRL (3%)					
Specific Feature					
Primitives					
Black Boxes					
Instantiated Netlists					
genblk2[0].(null)[0].CS1 (Compare_and_Swap)			12	16	0
genblk2[0].(null)[2].CS1 (Compare_and_Swap_10)			24	16	0
genblk2[0].(null)[4].CS1 (Compare_and_Swap_21)			24	16	0
genblk2[0].(null)[6].CS1 (Compare_and_Swap_29)			24	16	0
genblk2[0].(null)[8].CS1 (Compare_and_Swap_30)			24	16	0
genblk2[0].(null)[10].CS1 (Compare_and_Swap_0)			24	16	0
genblk2[0].(null)[12].CS1 (Compare_and_Swap_1)			24	16	0
genblk2[0].(null)[14].CS1 (Compare_and_Swap_2)			24	16	0
genblk2[0].(null)[16].CS1 (Compare_and_Swap_3)			24	16	0
genblk2[0].(null)[18].CS1 (Compare_and_Swap_4)			24	16	0
genblk2[0].(null)[20].CS1 (Compare_and_Swap_5)			24	16	0
genblk2[0].(null)[22].CS1 (Compare_and_Swap_6)			24	16	0
genblk2[0].(null)[24].CS1 (Compare_and_Swap_7)			24	16	0
genblk2[0].(null)[26].CS1 (Compare_and_Swap_8)			24	16	0
genblk2[0].(null)[28].CS1 (Compare_and_Swap_9)			24	16	0
genblk2[0].(null)[30].CS1 (Compare_and_Swap_11)			24	16	0
genblk2[0].(null)[32].CS1 (Compare_and_Swap_12)			24	16	0
genblk2[0].(null)[34].CS1 (Compare_and_Swap_13)			24	16	0
genblk2[0].(null)[36].CS1 (Compare_and_Swap_14)			24	16	0
genblk2[0].(null)[38].CS1 (Compare_and_Swap_15)			24	16	0
genblk2[0].(null)[40].CS1 (Compare_and_Swap_16)			24	16	0
genblk2[0].(null)[42].CS1 (Compare_and_Swap_17)			24	16	0
genblk2[0].(null)[44].CS1 (Compare_and_Swap_18)			24	16	0
genblk2[0].(null)[46].CS1 (Compare_and_Swap_19)			24	16	0
genblk2[0].(null)[48].CS1 (Compare_and_Swap_20)			24	16	0
genblk2[0].(null)[50].CS1 (Compare_and_Swap_22)			24	16	0
genblk2[0].(null)[52].CS1 (Compare_and_Swap_23)			24	16	0
genblk2[0].(null)[54].CS1 (Compare_and_Swap_24)			24	16	0
genblk2[0].(null)[56].CS1 (Compare_and_Swap_25)			24	16	0
genblk2[0].(null)[58].CS1 (Compare_and_Swap_26)			24	16	0
genblk2[0].(null)[60].CS1 (Compare_and_Swap_27)			24	16	0
genblk2[0].(null)[62].CS1 (Compare_and_Swap_28)			36	16	0
genblk2[1].(null)[1].CS2 (Compare_and_Swap_351)			12	16	0


### 1.3.4. Timing Report

Design Timing Summary			
General Information			
Timer Settings			
Design Timing Summary			
Clock Summary (1)			
Check Timing (1024)			
Intra-Clock Paths			
Inter-Clock Paths			
Other Path Groups			
User Ignored Paths			
Unconstrained Paths			
Setup			
Worst Negative Slack (WNS):	2.207 ns	Hold	
Total Negative Slack (TNS):	0.000 ns	Worst Hold Slack (WHS):	0.194 ns
Number of Failing Endpoints:	0	Total Hold Slack (THS):	0.000 ns
Total Number of Endpoints:	31744	Number of Failing Endpoints:	0
		Total Number of Endpoints:	31744
		Total Number of Endpoints:	32257
Pulse Width			
		Worst Pulse Width Slack (WPWS):	2.000 ns
		Total Pulse Width Negative Slack (TPWS):	0.000 ns
		Number of Failing Endpoints:	0
		Total Number of Endpoints:	32257
All user specified timing constraints are met.			


## 1.4. 128 elements

### 1.4.1. Schematics

#### 1.4.1.1. OE\_Sort




1.4.1.2.    Compare\_and\_Swap




## 1.4.2.Synthesis

### 1.4.2.1. OE\_Sort



### 1.4.2.2. Campare\_and\_Swap



#### 1.4.3.Resource Report



Utilization					
Hierarchy					
Hierarchy					
Summary					
▼ Slice Logic					
▼ Slice LUTs (>100%)					
LUT as Logic (>100%)					
▼ Slice Registers (>100%)					
Register as Flip Flop (>100%)					
Memory					
DSP					
▼ IO and GT Specific					
Bonded IOB (>100%)					
▼ Clocking					
BUFGCTRL (3%)					
Specific Feature					
Primitives					
Black Boxes					
Instantiated Netlists					
Hierarchy		Name	^ 1	Slice LUTs ...	Slice Registe...
▼ OE_Sort		genblk2[0].(null)[0].CS1 (Compare_and_Swap)		12	16
		genblk2[0].(null)[2].CS1 (Compare_and_Swap_24)		24	16
		genblk2[0].(null)[4].CS1 (Compare_and_Swap_35)		24	16
		genblk2[0].(null)[6].CS1 (Compare_and_Swap_46)		24	16
		genblk2[0].(null)[8].CS1 (Compare_and_Swap_57)		24	16
		genblk2[0].(null)[10].CS1 (Compare_and_Swap_5)		24	16
		genblk2[0].(null)[12].CS1 (Compare_and_Swap_15)		24	16
		genblk2[0].(null)[14].CS1 (Compare_and_Swap_16)		24	16
		genblk2[0].(null)[16].CS1 (Compare_and_Swap_17)		24	16
		genblk2[0].(null)[18].CS1 (Compare_and_Swap_18)		24	16
		genblk2[0].(null)[20].CS1 (Compare_and_Swap_19)		24	16
		genblk2[0].(null)[22].CS1 (Compare_and_Swap_20)		24	16
		genblk2[0].(null)[24].CS1 (Compare_and_Swap_21)		24	16
		genblk2[0].(null)[26].CS1 (Compare_and_Swap_22)		24	16
		genblk2[0].(null)[28].CS1 (Compare_and_Swap_23)		24	16
		genblk2[0].(null)[30].CS1 (Compare_and_Swap_25)		24	16
		genblk2[0].(null)[32].CS1 (Compare_and_Swap_26)		24	16
		genblk2[0].(null)[34].CS1 (Compare_and_Swap_27)		24	16
		genblk2[0].(null)[36].CS1 (Compare_and_Swap_28)		24	16
		genblk2[0].(null)[38].CS1 (Compare_and_Swap_29)		24	16
		genblk2[0].(null)[40].CS1 (Compare_and_Swap_30)		24	16
		genblk2[0].(null)[42].CS1 (Compare_and_Swap_31)		24	16
		genblk2[0].(null)[44].CS1 (Compare_and_Swap_32)		24	16
		genblk2[0].(null)[46].CS1 (Compare_and_Swap_33)		24	16
		genblk2[0].(null)[48].CS1 (Compare_and_Swap_34)		24	16
		genblk2[0].(null)[50].CS1 (Compare_and_Swap_36)		24	16
		genblk2[0].(null)[52].CS1 (Compare_and_Swap_37)		24	16
		genblk2[0].(null)[54].CS1 (Compare_and_Swap_38)		24	16
		genblk2[0].(null)[56].CS1 (Compare_and_Swap_39)		24	16
		genblk2[0].(null)[58].CS1 (Compare_and_Swap_40)		24	16
		genblk2[0].(null)[60].CS1 (Compare_and_Swap_41)		24	16
		genblk2[0].(null)[62].CS1 (Compare_and_Swap_42)		24	16
		genblk2[0].(null)[64].CS1 (Compare_and_Swap_43)		24	16

## 1.4.4. Timing Report


Utilization			
Td Console			
Messages			
Log			
Reports			
Design Runs			
Timing			
Design Timing Summary			
General Information			
Timer Settings			
Design Timing Summary			
Clock Summary (1)			
Check Timing (2048)			
Intra-Clock Paths			
Inter-Clock Paths			
Other Path Groups			
User Ignored Paths			
Unconstrained Paths			
Setup			
Worst Negative Slack (WNS):	2.207 ns	Worst Hold Slack (WHS):	0.194 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	129024	Total Number of Endpoints:	129024
Pulse Width			
Worst Pulse Width Slack (WPWS):	2.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	130049	Total Number of Endpoints:	130049
All user specified timing constraints are met.			

## 2. Dense Matrix-Matrix Multiplication


### 2.1. 4 X 4 Matrices

#### 2.1.1. Waveforms

##### 2.1.1.1. Input A\_row and B\_column, output element C, as highlighted.




##### 2.1.1.2. Matrix A, B and C, as highlighted.




#### 2.1.2. Schematics


##### 2.1.2.1. MulandAddTree



##### 2.1.2.2. Adder




### 2.1.2.3. Multiplier




### 2.1.3.Synthesis

#### 2.1.3.1. Big Picture





#### 2.1.3.2. Detail




#### 2.1.3.3. Schematic

##### 2.1.3.3.1. MulandAddTree







2.1.3.3.2. Adder



2.1.3.3.3. Multiplier







## 2.1.4.Resource Report

SYNTHESIZED DESIGN - xc7z007sclg225-2 (active)					
Tcl Console	Messages	Log	Reports	Design Runs	Power
Utilization	x				
Hierarchy	Hierarchy				
Name	^	1	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)
MulandAddTree			160	56	73
Adder_Tree[1].Adder_Layer[1].Adder_i (Adder)			8	8	0
Adder_Tree[2].Adder_Layer[1].Adder_1 (Adder_0)			8	8	0
Adder_Tree[2].Adder_Layer[2].Adder_1 (Adder_1)			8	8	0
Multipliers[0].mult (Multiplier)			34	8	0
Multipliers[1].mult (Multiplier_2)			34	8	0
Multipliers[2].mult (Multiplier_3)			34	8	0
Multipliers[3].mult (Multiplier_4)			34	8	0

2.1.5.Timing Report

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.161 ns	Worst Hold Slack (WHS): 0.170 ns	Worst Pulse Width Slack (WPWS): 2.000 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 24	Total Number of Endpoints: 24	Total Number of Endpoints: 57

All user specified timing constraints are met.

2.1.6.Power Report

SYNTHESIZED DESIGN - xc7z007sclg225-2 (active)					
Tcl Console	Messages	Log	Reports	Design Runs	Power
Timing	x				
Summary	Summary				
Settings	Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.				
Summary (0.116 W, Margin: N/A)	<div> <div> <div>19%</div> <div>81%</div> </div> <div> <div>13%</div> <div>10%</div> <div>73%</div> </div> </div>				
Power Supply	<div> <div>Dynamic: 0.022 W (19%)</div> <div>Device Static: 0.094 W (81%)</div> </div>				
Utilization Details	<div> <div>Clocks: 0.003 W (13%)</div> <div>Signals: 0.001 W (4%)</div> <div>Logic: 0.002 W (10%)</div> <div>I/O: 0.016 W (73%)</div> </div>				
Hierarchical (0.022 W)	<div> <div>Total On-Chip Power: 0.116 W</div> <div>Design Power Budget: Not Specified</div> <div>Power Budget Margin: N/A</div> <div>Junction Temperature: 26.3°C</div> <div>Thermal Margin: 73.7°C (6.2 W)</div> <div>Effective θJA: 11.5°C/W</div> <div>Power supplied to off-chip devices: 0 W</div> <div>Confidence level: Low</div> <div>Launch Power Constraint Advisor to find and fix invalid switching activity</div> </div>				
Clocks (0.003 W)					
Signals (0.001 W)					
Data (0.001 W)					
Logic (0.002 W)					
I/O (0.016 W)					

2.1.7.How many of parallel MulandAddTrees can be implemented in this FPGA (Provide resource utilization reports with parallel MulandAddTres)?


For this design, the Bonded IOB is out of range since I simulate the data feed from input IO bus. However, if the data is stored in memory and we don't use any IO bus. Then, for parallel MulanAddTrees, they can share one BUFGCTRL for clock buffer, thus LUTs and Registers become the limitation. For LUTs,  $14400/160=90$ ; for Registers,  $28800/56=514$ .


Therefore, the result is at most 90 parallel MulandAddTrees can be implemented.

## **2.2. 8 X 8 Matrices**


### **2.2.1.Synthesis**

#### **2.2.1.1. MulandAddTree**







2.2.1.2. Adder



2.2.1.3. Multiplier





## 2.2.2.Resource Report

SYNTHESIZED DESIGN - xc7z007sclg225-2 (active)

Tcl Console	Messages	Log	Reports	Design Runs	Power	Timing	Utilization				
<div><div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div></div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div>Hierarchy</div>											
<div><div>Hierarchy</div><div>Summary</div><div>▼ Slice Logic</div><div>    ▼ Slice LUTs (2%)</div><div>        LUT as Logic (2%)</div><div>    ▼ Slice Registers (1%)</div><div>        Register as Flip Flop (1%)</div><div>Memory</div><div>DSP</div><div>▼ IO and GT Specific</div><div>    Bonded IOB (&gt;100%)</div><div>▼ Clocking</div><div>    BUFGCTRL (3%)</div><div>Specific Feature</div><div>Primitives</div><div>Black Boxes</div><div>Instantiated Netlists</div></div>											
<div><div><div>Name</div><div>^1</div></div><div><div>MulandAddTree</div><div>Adder_Tree[1].Adder_Layer[1].Adder_i (Adder)</div><div>Adder_Tree[2].Adder_Layer[1].Adder_i (Adder_0)</div><div>Adder_Tree[2].Adder_Layer[2].Adder_i (Adder_1)</div><div>Adder_Tree[4].Adder_Layer[1].Adder_1 (Adder_2)</div><div>Adder_Tree[4].Adder_Layer[2].Adder_1 (Adder_3)</div><div>Adder_Tree[4].Adder_Layer[3].Adder_1 (Adder_4)</div><div>Adder_Tree[4].Adder_Layer[4].Adder_1 (Adder_5)</div><div>Multipliers[0].mult (Multiplier)</div><div>Multipliers[1].mult (Multiplier_6)</div><div>Multipliers[2].mult (Multiplier_7)</div><div>Multipliers[3].mult (Multiplier_8)</div><div>Multipliers[4].mult (Multiplier_9)</div><div>Multipliers[5].mult (Multiplier_10)</div><div>Multipliers[6].mult (Multiplier_11)</div><div>Multipliers[7].mult (Multiplier_12)</div></div></div>								<div>Slice LUTs (14400)</div>	<div>Slice Registers (28800)</div>	<div>Bonded IOB (54)</div>	<div>BUFGCTRL (32)</div>
								328	120	137	1
								8	8	0	0
								8	8	0	0
								8	8	0	0
								8	8	0	0
								8	8	0	0
								8	8	0	0
								8	8	0	0
								34	8	0	0
								34	8	0	0
								34	8	0	0
								34	8	0	0
								34	8	0	0
								34	8	0	0
								34	8	0	0



Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.161 ns	Worst Hold Slack (WHS): 0.170 ns	Worst Pulse Width Slack (WPWS): 2.000 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 56	Total Number of Endpoints: 56	Total Number of Endpoints: 121
All user specified timing constraints are met.		

2.2.4.Power Report

SYNTHESIZED DESIGN - xc7z007sclg225-2 (active)

Tcl ConsoleMessagesLogReportsDesign RunsPower xTiming

Summary

Settings  
Summary (0.123 W, Margin: N/A)  
Power Supply  
Utilization Details  
Hierarchical (0.029 W)  
Clocks (0.005 W)  
Signals (0.002 W)  
Data (0.002 W)  
Logic (0.005 W)  
I/O (0.017 W)

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.  
  
Total On-Chip Power: 0.123 W  
Design Power Budget: Not Specified  
Power Budget Margin: N/A  
Junction Temperature: 26.4°C  
Thermal Margin: 73.6°C (6.2 W)  
Effective θJA: 11.5°C/W  
Power supplied to off-chip devices: 0 W  
Confidence level: Low  
[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power  


23%  
77%


Dynamic: 0.029 W (23%)  
Clocks: 0.005 W (17%)  
Signals: 0.002 W (6%)  
Logic: 0.005 W (16%)  
I/O: 0.017 W (61%)  
Device Static: 0.094 W (77%)

2.3. 16 X 16 Matrices


2.3.1.Synthesis

2.3.1.1. MulandAddTree






### 2.3.1.2. Adder



### 2.3.1.3. Multiplier



## 2.3.2.Resource Report

SYNTHESIZED DESIGN - xc7z007sclg225-2 (active)

Tcl Console	Messages	Log	Reports	Design Runs	Timing	Utilization x
<div><div><div><div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div></div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div></div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div></div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div><div><div></div><div></div><div></div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div></div></div> <div><div></div><div></div><div>&lt;/</div></div>						

Tcl Console Messages Log Reports Design Runs **Power** x Timing Utilization

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

**Total On-Chip Power:** **0.134 W**

**Design Power Budget:** **Not Specified**

**Power Budget Margin:** **N/A**

**Junction Temperature:** **26.5°C**

Thermal Margin: 73.5°C (6.2 W)

Effective  $\theta_{JA}$ : 11.5°C/W

Power supplied to off-chip devices: 0 W

Confidence level: [Low](#)

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

**On-Chip Power**

Category	Power (W)	Percentage (%)
Dynamic	0.040 W	30%
Device Static	0.094 W	70%

Dynamic power breakdown:

Category	Power (W)	Percentage (%)
Clocks	0.008 W	19%
Signals	0.003 W	9%
Logic	0.010 W	24%
I/O	0.019 W	48%


Utilization Details:

- Hierarchical (0.04 W)
- Clocks (0.008 W)
- Signals (0.003 W)
- Data (0.003 W)
- Logic (0.01 W)
- I/O (0.019 W)


## 2.4. 32 X 32 Matrices

### 2.4.1.Synthesis


#### 2.4.1.1. MulandAddTree








2.4.1.2. Adder



#### 2.4.1.3. Multiplier



## 2.4.2.Resource Report

Utilization							
Hierarchy		Hierarchy					
Summary		Name	^1	Slice LUTs (14400)	Slice Registers (28800)	Bonded IOB (54)	BUFGCTRL (32)
▼ Slice Logic		▼ MulandAddTree		1336	504	521	1
▼ Slice LUTs (9%)		Adder_Tree[1].Adder_Layer[1].Adder_i (Adder_15)		8	8	0	0
LUT as Logic (9%)		Adder_Tree[2].Adder_Layer[1].Adder_i (Adder_16)		8	8	0	0
▼ Slice Registers (2%)		Adder_Tree[2].Adder_Layer[2].Adder_i (Adder_17)		8	8	0	0
Register as Flip Flop (2%)		Adder_Tree[4].Adder_Layer[1].Adder_i (Adder_18)		8	8	0	0
Memory		Adder_Tree[4].Adder_Layer[2].Adder_i (Adder_19)		8	8	0	0
DSP		Adder_Tree[4].Adder_Layer[3].Adder_i (Adder_20)		8	8	0	0
▼ IO and GT Specific		Adder_Tree[4].Adder_Layer[4].Adder_i (Adder_21)		8	8	0	0
Bonded IOB (>1.00%)		Adder_Tree[8].Adder_Layer[1].Adder_i (Adder_22)		8	8	0	0
▼ Clocking		Adder_Tree[8].Adder_Layer[2].Adder_i (Adder_23)		8	8	0	0
BUFGCTRL (3%)		Adder_Tree[8].Adder_Layer[3].Adder_i (Adder_24)		8	8	0	0
Specific Feature		Adder_Tree[8].Adder_Layer[4].Adder_i (Adder_25)		8	8	0	0
Primitives		Adder_Tree[8].Adder_Layer[5].Adder_i (Adder_26)		8	8	0	0
Black Boxes		Adder_Tree[8].Adder_Layer[6].Adder_i (Adder_27)		8	8	0	0
Instantiated Netlists		Adder_Tree[8].Adder_Layer[7].Adder_i (Adder_28)		8	8	0	0
		Adder_Tree[8].Adder_Layer[8].Adder_i (Adder_29)		8	8	0	0
		Adder_Tree[16].Adder_Layer[1].Adder_1 (Adder_6)		8	8	0	0
		Adder_Tree[16].Adder_Layer[2].Adder_1 (Adder_7)		8	8	0	0
		Adder_Tree[16].Adder_Layer[3].Adder_1 (Adder_8)		8	8	0	0
		Adder_Tree[16].Adder_Layer[4].Adder_1 (Adder_9)		8	8	0	0
		Adder_Tree[16].Adder_Layer[5].Adder_1 (Adder_10)		8	8	0	0
		Adder_Tree[16].Adder_Layer[6].Adder_1 (Adder_11)		8	8	0	0
		Adder_Tree[16].Adder_Layer[7].Adder_1 (Adder_12)		8	8	0	0
		Adder_Tree[16].Adder_Layer[8].Adder_1 (Adder_13)		8	8	0	0
		Adder_Tree[16].Adder_Layer[9].Adder_1 (Adder_14)		8	8	0	0
		Adder_Tree[16].Adder_Layer[10].Adder_1 (Adder)		8	8	0	0
		Adder_Tree[16].Adder_Layer[11].Adder_1 (Adder_0)		8	8	0	0
		Adder_Tree[16].Adder_Layer[12].Adder_1 (Adder_1)		8	8	0	0
		Adder_Tree[16].Adder_Layer[13].Adder_1 (Adder_2)		8	8	0	0
		Adder_Tree[16].Adder_Layer[14].Adder_1 (Adder_3)		8	8	0	0
		Adder_Tree[16].Adder_Layer[15].Adder_1 (Adder_4)		8	8	0	0
		Adder_Tree[16].Adder_Layer[16].Adder_1 (Adder_5)		8	8	0	0
		Multipliers[0].mult (Multiplier)		34	8	0	0
		Multipliers[1].mult (Multiplier_40)		34	8	0	0

Utilization

Hierarchy

Summary

▼ Slice Logic

▼ Slice LUTs (9%)

LUT as Logic (9%)

▼ Slice Registers (2%)

Register as Flip Flop (2%)

Memory

DSP

▼ IO and GT Specific

Bonded IOB (>100%)

▼ Clocking

BUFGCTRL (3%)

Specific Feature

Primitives

Black Boxes

Instantiated Netlists

<

### 2.4.3.Timing Report

#### Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.161 ns	Worst Hold Slack (WHS): 0.170 ns	Worst Pulse Width Slack (WPWS): 2.000 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 248	Total Number of Endpoints: 248	Total Number of Endpoints: 505

All user specified timing constraints are met.

### 2.4.4.Power Report

UtilizationTcl ConsoleMessagesLogReportsDesign RunsPower xTiming

Q

≡

⚙

↺

📄

Summary

Sources

Cell PropertiesNetlist

Settings

Summary (0.155 W, Margin: N/A)

Power Supply

Utilization Details

Hierarchical (0.06 W)

Clocks (0.011 W)

Signals (0.007 W)

Data (0.007 W)

Logic (0.019 W)

I/O (0.023 W)

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:0.155 W

Design Power Budget:Not Specified

Power Budget Margin:N/A

Junction Temperature:26.8°C

Thermal Margin:73.2°C (6.1 W)

Effective θJA:11.5°C/W

Power supplied to off-chip devices: 0 W

Confidence level:Low

Launch Power Constraint Advisor to find and fix invalid switching activity

On-Chip Power

39%

61%

Dynamic:0.060 W (39%)

Clocks:0.011 W (19%)

Signals:0.007 W (12%)

Logic:0.019 W (32%)

I/O:0.023 W (37%)

Device Static:0.095 W (61%)