

## AW2015 3 Channel LED Drivers with Auto Charging Indication

#### **FEATURES**

- 3-channel constant current LED drivers
  - 4- level I<sub>MAX</sub> selections: 3/6/12/25mA
  - 256 current levels setting for each LED
  - Supports 256\*256\*256 color-mixing
- 256-level PWM dimming, 12-bit PWM resolution
- Support charging indication under low battery voltage condition
  - Directly start up LED1 via pulling pin CHRG F up to high
  - AW2015: LED1 Breathing period: 5s, Max output current: 6mA
  - AW2015A: LED1 always on, output current: 3mA
- Automatic breathing light with flexible pattern configuration and running mode
  - three independent pattern controllers
  - pulses repeating, multiple colors alternative
  - multiple patterns running successively or cyclically
- 400kHz fast I<sup>2</sup>C interface , 1.8V ~ 3.3V
- Single power supply, 2.4V~5.5V
- Low power consumption
  - Less than 1µA in shut down mode
  - Less than 10µA in standby mode
- FC-QFN8L 1.2mmx1.2mmx0.37mm package

#### **GENERAL DESCRIPTION**

AW2015 is a three channels constant current LED driver with auto charging indication function. The max output current is 4-level selectable among 3mA, 6mA, 12mA and 25mA. Each LED is 256 current levels configurable so as to achieve 256\*256\*256 color mixing. The 256-level dimming and 12 bits PWM resolution create fine and smooth dimming effect even in low brightness.


AW2015 can provide auto charging indication under the condition of low battery voltage. When the voltage of battery is too low, and the I<sup>2</sup>C interface can't work, the internal pattern controller will be activated if CHRG\_F pin is high. LED1 of AW2015 will output breathing effect with period of 5s and 6mA max current. LED1 of AW2015A will hold LED on with 3mA output current.

In shut down mode, AW2015 turn off all internal circuit and the consumption is less than  $1\mu A$ . In standby mode, I<sup>2</sup>C interface works and the consumption is less than  $10\mu A$ .


The device requires only 2.4V~5.5V single power supply. An I<sup>2</sup>C compatible interface in 400kHz fast mode is provided, the device address is 64h.

AW2015 is available in a ultra-thin 8 pin FC-QFN  $1.2\text{mm} \times 1.2\text{mm} \times 0.37\text{mm}$  package.

#### **TYPICAL APPLICATION CIRCUIT**



**Charging Indicator Application** 




Adapter Plug In Indicator Application


# る L海艾为电子技术股份有限公司 shanghai awinic technology co.,ltd

DISCLAIMED	25
RECOMMENDED LAND PATTERN	32
PACKAGE DESCRIPTION	32
REEL	
PIN1 DIRECTION	
CARRIER TAPE	30
TAPE AND REEL INFORMATION	30
DETAILED REGISTER DESCRIPTION	22
REGISTER LIST	
REGISTER DESCRIPTION	21
AUTO CHARGING INDICATION	19
MANUAL CONTROL MODE	
PATTERN CONTROL MODE	
LED CONTROL	14
LED DRIVER	
I <sup>2</sup> C INTERFACE	
SOFTWARE RESET	
POWER_ON RESET  OPERATING MODE	
FUNCTIONAL DESCRIPTION	10
I <sup>2</sup> C INTERFACE TIMING	9
ELECTRICAL CHARACTERISTICS	7
ABSOLUTE MAXIMUM RATING <sup>(NOTE 1)</sup>	6
ORDERING INFORMATION	
TYPICAL APPLICATION CIRCUITS	
FUNCTIONAL BLOCK DIAGRAM	
PIN DEFINITION	4
PIN CONFIGURATION AND TOP MARK	3
GENERAL DESCRIPTION	1
FEATURES	1



## PIN CONFIGURATION AND TOP MARK









## **PIN DEFINITION**

No.	NAME	DESCRIPTION		
1	SCL	Serial Clock Input for I <sup>2</sup> C Interface		
2	SDA	Serial Data I/O for I <sup>2</sup> C Interface		
3	GND	GND		
4	CHRG_F	Charge Indicator Input		
5	VBAT	Power Supply (2.4V-5.5V)		
6	LED3	LED3 Cathode Driver, anode connected to VBAT		
7	LED2	LED2 Cathode Driver, anode connected to VBAT		
8	LED1	LED1 Cathode Driver, anode connected to VBAT		

## **FUNCTIONAL BLOCK DIAGRAM**



## **TYPICAL APPLICATION CIRCUITS**



**Charging Indicator Application** 

Adapter Plug In Indicator Application

#### **ORDERING INFORMATION**

Part Number	Auto Charging Indication	Temperature	Package	Marking	MSL Level	ROHS	Delivery Form
AW2015FCR	LED1 Breath	-40℃~85℃	1.2×1.2×0.37 FC-QFN-8L	015 XX	MSL3	ROHS+HF	3000 units/ Tape and Reel
AW2015AFCR	LED1 Always On	-40℃~85℃	1.2×1.2×0.37 FC-QFN-8L	15A XX	MSL3	ROHS+HF	3000 units/ Tape and Reel





## **ABSOLUTE MAXIMUM RATING**(NOTE 1)

PARAMETER	RANGE			
Supply voltage ran	ge V <sub>ват</sub>	-0.3V to 6.0V		
	SCL, SDA,	-0.3V to 6.0V		
Input voltage range	CHRG_F	-0.3V to 6.0V		
	LED1~LED3	-0.3V to 6.0V		
Output voltage range	SDA	-0.3V to 6.0V		
Junction-to-ambient therma	122℃/W			
Operating free-air temperature range		-40°C to 85°C		
Maximum Junction temperature T <sub>JMAX</sub>		150°C		
Storage temperatur	e T <sub>STG</sub>	-55°C to 125°C		
Lead Temperature (Solderi	ng 10 Seconds)	260℃		
	ESD(NOTE 2)			
HBM (human body model)		8000V		
	Latch-up			
Test Condition: JEDEC STANDARD NO.78B DECEMBER 2008		450mA		

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The human body model is a 100pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin. Test method: MIL-STD-883G Method 3015.7



## **ELECTRICAL CHARACTERISTICS**

 $V_{BAT}$ =3.8V,  $T_A$ =25°C for typical values (unless otherwise noted)

Symbol	Description	Test Conditions	Min	Тур	Max	Unit s	
Power sup	oply				•		
V <sub>BAT</sub>	Input operation voltage	-	2.4		5.5	V	
Ishutdown	Current in Shutdown mode	SCL/ SDA =0V CHRG_F=0V (over 130ms)		0.1	1	μΑ	
ISTANDBY	Current in Standby mode	SCL/SDA=1.8V CHRG_F=0V		5	10	μА	
IQ	Quiescent Current in Active mode	register CHIPEN=1 all LED off		80	100	μА	
		All channel set to 12.75mA		368			
		LED1 set to 12.75mA LED2,LED3 off		203			
<b>I</b> ACTIVE	Current in Active mode	All channel set to 12.75mA  Trise=2.1s,Ton=0.04s  Trall=2.1s, Toff=1s		140		μΑ	
		LED1 set to 12.75mA LED2,LED3 off T <sub>RISE</sub> =2.1s,T <sub>ON</sub> =0.04s T <sub>FALL</sub> =2.1s, T <sub>OFF</sub> =1s		106			
Digital Lo	gical Interface						
V.	Logic input low lovel	SDA,SCL			0.4	V	
VIL	Logic input low level	CHRG_F			0.4	V	
\/	Logic input high lovel	SDA,SCL	1.3			V	
$V_{IH}$	Logic input high level	CHRG_F	V <sub>BAT</sub> -0.2			V	
I <sub>IL</sub>	Low level input current	SDA,SCL		5		nA	
I <sub>IH</sub>	High level input current	SDA,SCL		5		nA	
Vol	Logic output low level	SDA, Iout=3mA			0.4	V	
IL.	Output leakage current	SDA open drain			1	nA	
I <sup>2</sup> C Interfa	ce						
F <sub>SCL</sub>	I <sup>2</sup> C-BUS clock frequency				400	kHz	
T	SCL deglitch time			200		ns	
TDEGLITCH	SDA deglitch time			250		ns	
LED Drive	r					_	




IACC	Current accuracy	I <sub>LED</sub> =12.75mA	-5%		+5%	%
Іматсн	Matching accuracy	I <sub>LED</sub> =12.75mA	-5%		+5%	%
VDROP	Dropout voltage	I <sub>LED</sub> =12.75mA		50	80	mV
_	F <sub>PWM</sub> PWM frequency	Register PWM_F=0	115	122	128	Hz
<b>F</b> PWM		Register PWM_F=1	230	244	256	Hz

NOTE5: The value is tested in default configuration.



## I<sup>2</sup>C INTERFACE TIMING

	Parameter Name			Тур	Max	Units
Fscl	Interface Clock frequency				400	kHz
_	Desired for	SCL		200		ns
T <sub>DEGLITCH</sub>	Deglitch time	SDA		250		ns
T <sub>HD:STA</sub>	(Repeat-start) Start condition hold time		0.6			μs
T <sub>LOW</sub>	Low level width of SCL		1.3			μs
THIGH	High level width of SCL		0.6			μs
T <sub>SU:STA</sub>	(Repeat-start) Start condition setup tin	ne	0.6			μs
T <sub>HD:DAT</sub>	Data hold time		0			μs
T <sub>SU:DAT</sub>	Data setup time		0.1			μs
T <sub>R</sub>	Rising time of SDA and SCL				0.3	μs
T <sub>F</sub>	Falling time of SDA and SCL				0.3	μs
T <sub>SU:STO</sub>	Stop condition setup time		0.6			μs
T <sub>BUF</sub>	Time between start and stop condition	ı	1.3			μs



#### **FUNCTIONAL DESCRIPTION**

#### **POWER ON RESET**

AW2015 provides a power-on reset feature that is controlled by VBAT supply voltage. When the VBAT supply voltage rises from 0V to 2.4V, the internal LDO starts to work. The reset signal will be generated to perform a power-on reset operation, which will reset all control circuits and configuration registers until the internal power voltage become stable.

The status bit STATUS.PUIS (register: 0x02 bit4) will be set to 1 when power-on reset operation occurs, which will be cleared by a read operation of STATUS register. Usually the STATUS.PUIS bit can be used to check whether an unexpected power-on event has taken place.

#### **OPERATING MODE**

In AW2015, pin SCL provides power down control. There are three work modes available: Shut-down, Standby and Active mode.




Figure 1. AW2015 operating mode transition

#### Shut-down Mode

AW2015 enters into the shut-down mode when CHRG\_F is low and SCL level is pulled to low for over 130ms (prevents system against wrong resets caused by electromagnetically influences)

In shut-down mode, AW2015 will reset all internal circuits and configuration register, all blocks inside AW2015 are basically switched off except the power on reset circuit and the SCL level detect circuit, and the current consumption is very low ( $< 1\mu A$ ).

#### Standby Mode

AW2015 enters into standby mode when SCL level is pulled high from shut-down mode or CHRG\_F is low and CHIPEN is 0 from active mode. In standby mode, only part of internal circuit can work, the OSC still keep closed so that there is not internal clock, the LDO operates in low power state. The current consumption is less than  $10\mu A$ .

In stand-by mode, the I<sup>2</sup>C interface is accessible, but only registers RSTIDR and GCR can be operated.

#### Active mode

When bit CHIPEN of GCR register is set to 1in standby mode or CHRG\_F is high in shut down mode, AW2015 enters into active mode.

In active mode, the internal OSC starts to work to provide clock signal. User can configure the device to produce the pre-defined pattern lighting effects in pattern mode or turn each LED on or off directly.

When PWM level is low in fade-in and fade-out, only the OSC module works and the consumption is about  $80uA(I_Q)$ . So the average consumption of breathing is every low.




Figure 2. AW2015 consumption in active mode

Refer the following detailed formula (LED1/LED2/LED3 on)

$$I_{ACTIVE} = (I_F - I_Q) * \frac{(T_{RISE} + T_{FALL}) * 25\% + T_{ON}}{T_{RISE} + T_{ON} + T_{FALL} + T_{OFF}} + I_Q$$

IMAX	3.1875mA	6.375mA	12.75mA	25.5mA
IF	223µA	272µA	368µA	565µA
Ιq	80μΑ	80μΑ	80μΑ	80μΑ

#### **SOFTWARE RESET**

Writing 0x55 to register RSTIDR (register: 0x00) via I<sup>2</sup>C interface will reset the AW2015 internal circuits and all configuration registers.

#### I<sup>2</sup>C INTERFACE

AW2015 supports the I<sup>2</sup>C serial bus and data transmission protocol in fast mode at 400 KHz. AW2015 operates as a slave on the I<sup>2</sup>C bus. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of  $1k\sim10k\Omega$  and the typical value is  $4.7k\Omega$ . AW2015 can support different high level  $(1.8V\sim3.3V)$  of this I<sup>2</sup>C interface.

#### Device Address

The I<sup>2</sup>C device address (7-bit) of AW2015 is 0x64, followed by the R/W bit (Read=1/Write=0).

## Data Validation

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.




Figure 3. Data Validation Diagram

## PC Start/Stop

I<sup>2</sup>C start: SDA changes form high level to low level when SCL is high level.

I<sup>2</sup>C stop: SDA changes form low level to high level when SCL is high level.




Figure 4. I<sup>2</sup>C Start/Stop Condition Timing

## ACK (Acknowledgement)

ACK means the successful transfer of I<sup>2</sup>C bus data. After master sends 8bits data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, slave device sends 8bit data, releases the SDA and waits for ACK from master. If ACK is send and I<sup>2</sup>C stop is not send by master, slave device sends the next data. If ACK is not send by master, slave device stops to send data and waits for I<sup>2</sup>C stop.




Figure 5. I<sup>2</sup>C ACK Timing

#### Write Cycle

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

In a write process, the following steps should be followed:

- Master device generates START condition. The "START" signal is generated by lowering the SDA signal while the SCL signal is high.
- b) Master device sends slave address (7-bit) and the data direction bit (r/w = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.



- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master sends data byte to be written to the addressed register
- g) Slave sends acknowledge signal
- h) If master will send further data bytes the control register address will be incremented by one after acknowledge signal (repeat step 6,7)
- i) Master generates STOP condition to indicate write cycle end



Figure 6. I<sup>2</sup>C Write Byte Cycle

#### Read Cycle

In a read cycle, the following steps should be followed:

- a) Master device generates START condition
- b) Master device sends slave address (7-bit) and the data direction bit (r/w = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master generates STOP condition followed with START condition or REPEAT START condition
- g) Master device sends slave address (7-bit) and the data direction bit (r/w = 1).
- h) Slave device sends acknowledge signal if the slave address is correct.
- i) Slave sends data byte from addressed register.
- j) If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next data from the new addressed register.
- k) If the master device generates STOP condition, the read cycle is ended.




Figure 7. I<sup>2</sup>C Read Byte Cycle

#### **LED DRIVER**

AW2015 has three LED drivers to drive one RGB LED or three single-color LEDs. Each LED is driven by common-anode mode constant current source with duty cycle controlled by PWM. Both current and PWM can be configured via I<sup>2</sup>C interface.

#### **LED Current**

Globally, the maximum output current for three LEDs is 4-level selectable among 3.1875mA, 6.375mA, 12.75mA and 25.5mA via register IMAX (register: 0x03). In general, IMAX is used to set the max brightness of LED output. For each LED, there is 256 current levels configurable via 8-bit register groups ILEDx\_y (x=1~3, y=1~4). So in RGB application it is possible to combine into 256x256x256 color-mixing schemes totally to achieve so-called true-color effect.

Generally the current level register is used to form specified LED color for RGB application. AW2015 has 4 groups pre-defined current registers capable of forming 4 dedicated colors in true-color pattern scheme, in which up to 4 pre-defined colors can be configured to represent 4 kinds of message, more than one color can flash one by one successively in the same pattern when it's necessary to transmit more than one messages.

## **PWM Dimming Control**

In AW2015, each LED current source is gated by a 256-level, 12bit resolution PWM signal to create fine dimming effect

Each LED has an 8 bit PWM register PWMx (register: 0x1c, 0x1d, 0x1e) to control the duty cycle of constant current source. The ramp up and down are automatically implemented by PWM duty continuously adjusted to form a smooth LED current transition between ON and OFF state. The ramp slope, for rise and fall, are separately set via configuring the bit4~bit7 in pattern registers PATx\_1 and PATx\_2.

The ramping can be configured as linear and logarithmic curve by setting bit0~1 (PWMLOG) in register LEDCTR (register 0x08).

#### **LED Control**

Each LED of AW2015 can be independently configured to work or not via control bit LEDxEN.

- LEDxEN = 0, LEDx channel is disabled and no current output.
- LEDxEN = 1, LEDx channel is enabled to output lighting effect in different work mode.

By register configuration, AW2015 provides two types of LED control modes:

- Pattern control mode.



AW2015 contains three independent pattern controller and three groups of pattern parameter register to generate user-defined breathing lighting effect. In RGB application, one pattern controller control 3 LED simultaneously to produce true-color breathing lighting, and three groups of pattern parameter can be executed successively or cyclically. For LED-independent application, three pattern controller are allocated to three different LEDs respectively, each operates with individual pattern parameter, user can start or stop each pattern independently

- Manual control mode.
User directly set the brightness level of each LED by configuring relative current level register and PWM level register via I<sup>2</sup>C interface. Usually it's recommended to modify the PWM level to set on or off. For each variation of PWM level register, the smoothly ramping effect is supported by setting FADE\_IN bit and/or FADE\_OUT bit in register LCFGx (x=1~3).

#### **Pattern Control Mode**

#### **Breathing Lighting Control**

When register bit LCFGx.LEDMD (register: 0x04, 0x05, 0x06 bit0) is set to 1, the corresponding LEDx operates in pattern mode.

User should configure the related pattern parameter registers according to actual timing requirements via I2C interface before starting pattern. The repeating times of pattern is configurable also, which may be 1~ 2048 or infinite according to setting of register PATx\_T5 (x=1~4).

#### Single Pulse mode

Basically one pattern contains only one blinking, it's called as single pulse mode. In single pulse mode, the pattern parameters includes delay time, rise time, on time, fall time, off time and repeat times can be set by corresponding configuration registers (PATx\_T1~T5), The meanings of basic single-pulse pattern parameters are shown in Figure and table below.




Figure 8. Basic single-pulse pattern parameter definition

Symbol	Parameters	Min	Тур	Max	Unit
T <sub>DELAY</sub>	Delay time until pattern start	0		8	S
T <sub>RISE</sub>	Rise time for dimming up	0		8	S
Ton	On time	0.04		8	S
T <sub>FALL</sub>	Fall time for dimming down	0		8	S
T <sub>OFF</sub>	Off time	0.04		8	S

## Multi-pulse mode

A serial fast pulse blinking can be used to transmit message different from that carried by single pulse. In multipulse mode, up to 4 pulses are allowed during one color blinking. Besides the basic timing parameter defined in single-pulse mode, there are 2 additional parameter need to be set:

The number of multi-pulse is defined by setting bit4~5 (MPULSE) in register PATx\_T4 (register: 0x33/0x38/0x3D), the actual blinking times is MPULSE+1.

The interval time between two adjacent pulses is defined by TSLOT, bit5~7 in PATx\_T4 (register: 0x32/0x37/0x3C).

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>SLOT</sub>	Pause time between multiple pulses	0		1.024	S




Figure 9. Multi-pulse pattern parameter definition

An example of multi-pulse pattern is shown below:




Figure 10. multi-pulse pattern example

#### Multi-color mode

Blinking with multiple different colors is allowed in one pattern period in RGB LED application, if different color is expected to carry different message.

In AW2015, the LED color is defined by LED current configure register ILEDx\_y (x=1~3, y=1~4), there are 4 RGB current combination to generate 4 pre-defined colors for display. More than one of the 4 pre-defined colors can be chosen by setting CE1~CE4, bit0~bit3 in PATx\_T4 (register:x32/0x37/0x3C), when CEx is set to 1, the color#x is allow to be displayed in current pattern.

If the color setting on CE1~CE4 is modified during current pattern is running, the updating of new color setting will not occur until present pattern period is over.

If both multi-pulse and multi-color is enabled simultaneously, every selected color will blink specified times before switching to another color, and the display order of color is always from color #1 to color #4.

An example of 4-color /single-pulse pattern is shown below, in which the CE1~CE4 are changed twice during pattern is running.




Figure 11. Example of multi-color mode and color scheme modification

#### True -color Breathing Lighting

In true-color breathing lighting application, the LEDMD, bit0 in LCFGx (register: 0x04, 0x05, 0x06), and the SYNC, bit3 in LEDCTR (register: 0x08 bit3) should be set to 1, three LED output share the same pattern controller to generate PWM dimming simultaneously. Multi-pulse, multi-color and multi-pattern modes are supported fully in this mode.

The RGB color is defined by LED current setting register ILEDx\_y (x=1~3, y=1~4), there are 4 RGB current combination to generate 4 pre-defined color for display.



In true-color mode (SYNC=1), 3 groups of pattern timer parameters could be applied to defined 3 different breathing lighting effects, which can be executed successively or keep looping forever, without external processor involved to control every pattern switching. For each pattern, if PATx\_T4.SW (register: 0x33, 0x38, 0x3E) is set to 1, the next pattern parameter will be loaded and started automatically after current pattern has finished.

The following table gives the current, pattern and the start/stop control source for each LED channel in true-

color pattern mode.

Channel	Current Configuration Register	Pattern used	Pattern Start	Pattern Stop
LED1	ILED1_y	pattern #1,	Write 1 to register	Write 1 to register
LED2	ILED2_y	pattern #2,	PATRUN bit0	PATRUN bit4
LED3	ILED3_y	pattern #3	PATRON BILO	FATRON DIL4

Note: Y=1~4, denotes 4 pre-defined color code ( color #1, color #2, color #3 and color #4).

An example of single pulse and color pattern repeating in true-color pattern mode is depicted in the figure below.




Figure 12. Example of single-pulse/single-color true-color pattern

The following figure is an example of multi pulse and multi color pattern repeating in true-color pattern mode.




Figure 13. Example of 2-pulse/2-color in true-color pattern

The following figure is another example of three patterns running successively in true-color pattern mode.




Figure 14. Example of 3 pattern running successively in true-color mode

## Individual Breathing Lighting

In some application where three LED need blinking individually. When register bit LCFGx.LEDMD (register: 0x04, 0x05, 0x06 bit0) is set to 1, the corresponding LEDx operates in pattern mode. If register bit LEDCTR.SYNC

(register: 0x08 bit3) is 0, all pattern run in individually. In this mode, the 3 internal pattern controllers and 3 groups of pattern parameters are distributed to 3 LED channel respectively. Each LED can be controlled independently to blink according to its own pattern definition.

In this mode, multi-pulse pattern is supported, but multi-color is not supported, the bits CE1~CE4 in register PATx\_T4 are ignored. Only registers ILEDx\_1 is active for LED current setting, the other register including ILEDx\_2, ILEDx\_3 and ILEDx\_4 are all useless.

The following table gives the current, pattern parameter and the start/stop control source selection for each LED

channel in individual breathing lighting mode.

Channel	Current Setting Register	Pattern used	Pattern Start	Pattern Stop
LED1	ILED1_1 (register: 0x10)	pattern #1	write 1 to PATRUN bit0	write 1 to PATRUN bit4
LED2	ILED2_1 (register: 0x11)	pattern #2	write 1 to PATRUN bit1	write 1 to PATRUN bit5
LED3	ILED3_1 (register: 0x12)	pattern #3	write 1 to PATRUN bit2	write 1 to PATRUN bit6

The following figure shows an example of 3 patterns run individually with different pattern parameters.




Figure 15. Example of Individual Pattern Mode

#### **Manual Control Mode**

When control bit LCFGx.LEDMD (register: 0x04, 0x05, 0x06 bit0) is set to 0, the corresponding LEDx is work in manual control mode.

In manual control mode, the LED lighting effects including color-mixed and brightness is directly configured by setting current/ PWM level register via I<sup>2</sup>C interface.

When LEDCTR.SYNC (register: 0x08, bit3) is set to 0, three LED are controlled individually, the PWM level and current for each is defined by PWM1/PWM2/PWM3 (register: 0x1C/0x1D/0x1E) and ILEDx\_1 (register 0x10/0x11/0x12) respectively.

When LEDCTR.SYNC (register: 0x08, bit3) is set to 1, the output currents of three LED are defined by register ILEDx\_1 respectively, but their PWM level are determined commonly by register PWM1. So user can change the brightness of all LED simultaneously by modifying the value of register PWM1 only.

Channel	Current	Bright	Brightness		fall time
Chamilei	Current	SYNC=0	SYNC=1	SYNC=0	SYNC=1
LED1	ILED1_1	PWM1		PAT1_T1/T2	
LED2	ILED2_1	PWM2	PWM1	PAT2_T1/T2	PAT1_T1/T2
LED3	ILED3_1	PWM3		PAT3_T1/T2	

In manual control mode, auto dimming is supported. If LCFGx.FADE\_OUT (register: 0x04, 0x05 0x06 bit2) is set to 1, automatic fade-out is enabled. If LCFGx.FADE\_IN (register: 0x04, 0x05, 0x06 bit2) is set to 1, automatic fade-in is enabled. If a new value is set on PWMx register and auto dimming is enabled, the brightness of LED output ramp up/down smoothly, with its Trise and Tfall time defined by corresponding pattern configuration (PATx\_T1 and PATx\_T2).




Figure 16. Manual Control Mode

## **Auto Charging Indication**

In application of mobile phone, when battery voltage is too low and the PMU cannot work, the LED driver cannot be controlled by application processor via I<sup>2</sup>C interface. In this case, extra LED control circuit is necessary to be built in for charging status indication.

AW2015 provides the auto charging indication function for low battery voltage application. When the external USB power is inserts to phone, the pin CHRG\_F is pulled high, AW2015 will enter active state automatically. The predefined pattern output only on pin LED1, the LED2 and LED3 keep off status.

#### AW2015:

The pattern parameter of AW2015 is showed in figure below. The maximum current is 6.375mA, breathing period is about 5s.




Figure 17. AW2015 Auto Charging Indication Pattern Parameter

#### AW2015A:

The pattern parameter of AW2015A is showed in figure below. The maximum current is 3.1875mA.




Figure 18. AW2015A Auto Charging Indication Pattern Parameter

Once the CHRG F pin goes low, AW2015 comes back to shut-down state again and stops LED1 output.

The auto charging indication function should be closed by configured register GCR.CHGDIS (register: 0x01 bit2) to 1 when the processor is able to configure AW2015 via I<sup>2</sup>C interface, then the lighting effects will have no relation with the CHRG\_F status.

When special charger IC is used and pin CHRG\_F is recommend to be connected to status pin of charger IC, the pin LED1 of AW2015 can indicate the real battery charging status.




Figure 19. Real Charging Status Indication in special charger IC application

When no charger IC is applied, and battery charging is managed by PMU, no real charging status signal can be adapted, so the LED1 status can only indicate whether the USB power is plugged in or not. When the pull-up resistance is  $30K\Omega$ , VBUS range can be 5V - 15V.




Figure 20. USB power Insertion status Indication in PMU charging control application



## **REGISTER DESCRIPTION**

## **REGISTER LIST**

Addr	Name	W/R	7	6	5	4	3	2	1	0
(Hex)										
00	RSTIDR	R	0	0	1	1	0	0	0	1
01	GCR	WR						PWM_F	CHGDIS	CHIPEN
02	STATUS	R				PUIS	-	LS2	LS1	LS0
03	IMAX	WR				T	-			AX
04	LCFG1	WR	-	-	-	-		FADE_OUT	FADE_IN	LEDMD
05	LCFG2	WR	-	-	-	-		FADE_OUT	FADE_IN	LEDMD
06	LCFG3	WR	-	-	-	-		FADE_OUT	FADE_IN	LEDMD
07	LEDEN	WR		-	-	-	-	LED3EN	LED2EN	LED1EN
80	LEDCTR	WR			-	-	SYNC	-	PWM	
09	PATRUN	WR	-	STOP3	STOP2	STOP1	-	RUN3	RUN2	RUN1
10	ILED1_1	WR					D1_1			
11	ILED2_1	WR		ILED2_1						
12	ILED3_1	WR		ILED3_1						
13	ILED1_2	WR		ILED1_2						
14	ILED2_2	WR		ILED2_2						
15	ILED3_2	WR		ILED3_2						
16	ILED1_3	WR					D1_3			
17	ILED2_3	WR					D2_3			
18	ILED3_3	WR				ILE	D3_3			
19	ILED1_4	WR				ILE	D1_4			
1A	ILED2_4	WR				ILE	D2_4			
1B	ILED3_4	WR				ILE	D3_4			
1C	PWM1	WR				PV	VM1			
1D	PWM2	WR				PV	VM2			
1E	PWM3	WR				PV	VM3			
30	PAT1_T1	WR		TRIS	SE			TC	N	
31	PAT1_T2	WR		TFA	LL			TO	FF	
32	PAT1_T3	WR		TSLO	TC			TDE	LAY	
33	PAT1_T4	WR	PATCTR	PATSW	MP	ULSE	CE4	CE3	CE2	CE1
34	PAT1_T5	WR				RE	PTIM			
35	PAT2_T1	WR		TRIS	SE			TC	N	
36	PAT2 T2	WR		TFA	LL			TO	FF	
37	PAT2 T3	WR		TSL(	OT			TDE	LAY	
38	PAT2 T4	WR	PATCTR	PATSW		ULSE	CE4	CE3	CE2	CE1
39	PAT2 T5	WR		FATOR   FATOW   MILOZOE				<u> </u>	1	
3A	PAT3 T1	WR	TRISE					TC	N	
3B	PAT3 T2	WR	TFALL				TOFF			
3C	PAT3 T3	WR	-					TDE		
3D	PAT2 T4	WR	PATCTR PATSW MPULSE				CE4	CE3	CE2	CE1
3E	PAT3 T5	WR					PTIM			



## **DETAILED REGISTER DESCRIPTION**

## **RSTIDR, Chip ID and Software Reset Register**

Address: 0x00, R/W, default: 0x31

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

Bit Symbol Description 7:0 IDR Chip ID, 0x31

Reset: write 0x55 to RSTIDR, reset internal logic and register

## GCR, Global Control Register

Address: 0x01, R/W, default: 0x00

_	•	•	•	•	_	•	•				
-	-	-	-	-	PWM_F	CHGDIS	CHIPEN				
Bit 2	Symbol PWM_F	Description PWM Modulation Frequency Select 0: 122Hz PWM modulation 1: 245Hz PWM modulation									
1	CHGDIS	Charge Indic 0: enable 1: disable	ation Function	on Disable con	trol						
0	CHIPEN	Device opera	•								

0: Disable, the device is in standby state1: Enable, the device enters active state

## **STATUS** Register

Address: 0x02, R/W, default: 0x10

7	6	5	4	3	2	1	0			
0	0	0	PUIS		LS3	LS2	LS1			
Bit 4	Symbol PUIS	Description Power Up Interrupt Status 0: No power-up reset has taken place 1: Power-up reset has taken place								
2	LS3	operating status indication for pattern controller 3 0: stop state 1: running state								
1	LS2	operating status indication for pattern controller 2 0: stop state 1: running state								



0 LS1

operating status indication for pattern controller 1

0: stop state1: running state

## **IMAX, LED Maximum Current Register**

Address: 0x03, R/W, default: 0x01

7	6	5	4	3	2	1	0
-	-	-	-	-	IMAX		

Bit Symbol Description

1:0 IMAX Maximum LED output Current Select

00: 3.1875mA01: 6.375mA10: 12.75mA11: 25.5mA

#### **LCFG1-3 LED Configure Register**

LCFG1: Address: 0x04, R/W, default: 0x01 LCFG2: Address: 0x05, R/W, default: 0x00 LCFG3: Address: 0x06, R/W, default: 0x00

7	6	5	4	3	2	1	0
-	-	-	-	-	FADE OUT	FADE IN	LEDMD

Bit Symbol Description
2 FADE\_OUT Fade-out enable control, only active in manual mode 0: PWM fade-out is disable,

1: PWM fade-out is enable, the dimming time decide by T<sub>FALL</sub>

1 FADE\_IN Fade-in enable control, only active in manual mode

0: PWM fade-in is disable,

1: PWM fade-in is enable, the dimming time decide by TRISE

0 LEDMD LED Operating Mode Select.

0: Manual mode, LEDx is control directly by register ILEDx\_1 and PWMx

1: Pattern mode

#### **LEDEN, LED Channel Enable Register**

Address: 0x07, R/W, default: 0x01

	,,						
7	6	5	4	3	2	1	0
-	-	-	-	-	LED3EN	LED2EN	LED1EN

Bit Symbol Description 2 LED3EN LED3 Enable

0: LED3 module stop work and LED3 out disable

1: LED3 output is enabled



1 LED2EN LED2 Enable

0: LED3 module stop work and LED3 out disable

1: LED2 output is enabled

0 LED1EN LED1 Enable

0: LED3 module stop work and LED3 out disable

1: LED1 output is enabled

## **LEDCTR, LED Control Register**

Address: 0x08, R/W, default: 0x00

7	6	5	4	3	2	1	0
-	-	-	-	SYNC	-	PWM	י או או

Bit Symbol Description
3 SYNC LED Breathing Synchronous Mode Select
0: 3 LED work in asynchronous mode with independent control
1: 3 LED work in synchronous mode for RGB application.

1:0 PWMLOG PWM Logarithmic curve select
0x: Log60
10: Log10

10: Log10 11: Linearity

## PATRUN, Pattern Run/Stop Register

Address: 0x09, R/W, default: 0x00

7	6	5	4	3	2	1	0
1	STOP3	STOP2	STOP1	-	RUN3	RUN2	RUN1
Bit 6	Symbol STOP3	Description Write 1, LE The bit clea	D3 pattern				
5	STOP2				pendent mode; after write 1.		
4	STOP1	Write 1, pat	tern stop if	pattern mo	pendent mode; ode; after write 1.		
2	RUN3				endent mode; after write 1.		
1	RUN2	Write 1, LE The bit clea					
0	RUN1	Write 1, LE Write 1, pat The bit clea	tern run if p	pattern mod			

## ILED1\_y, LED1 Current Register

ILED1\_1: Address: 0x10, R/W, default: 0xFF ILED1\_2: Address: 0x13, R/W, default: 0x00 ILED1\_3: Address: 0x16, R/W, default: 0x00 ILED1\_4: Address: 0x19, R/W, default: 0x00

7	6	5	4	3	2	1	0		
ILED1_y									

Bit Symbol Description

2:0 ILÉD1\_y LED1 Current Configure Register for 4 pre-defined colors,

The LED1 output current value is IMAX \* ILED1\_y / 255.

#### ILED2\_y, LED2 Current Register

ILED2\_1: Address: 0x11, R/W, default: 0x00 ILED2\_2: Address: 0x14, R/W, default: 0x00 ILED2\_3: Address: 0x17, R/W, default: 0x00 ILED2\_4: Address: 0x1A\_R/W\_default: 0x00

1LLDZ_ 1.7 N	adiood. ox in t, it vv,	aoiaait. oxoo					
7	6	5	4	3	2	1	0
			ILED2 v	1			

Bit Symbol Description

7:0 ILED2\_y LED2Current Configure Register for 4 pre-defined colors,

The LED2 output current value is IMAX \* ILED2\_y / 255.

#### ILED3\_y, LED3 Current Register

ILED3\_1: Address: 0x12, R/W, default: 0x00 ILED3\_2: Address: 0x15, R/W, default: 0x00 ILED3\_3: Address: 0x18, R/W, default: 0x00 ILED3\_4: Address: 0x1B, R/W, default: 0x00

7	6	5	4	3	2	1	0		
	ILED3_y								

Bit Symbol Description

7:0 ILED3 y LED3 Current Configure Register, for 4 pre-defined colors

The LED3 output current value is IMAX \* ILED3\_y / 255.

## PWM1/PWM2/PWM3, PWM duty level Register

PWM1: Address: 0x1C, R/W, default:0xFF PWM2: Address: 0x1D, R/W, default:0x00 PWM3: Address: 0x1E, R/W, default:0x00

7	6	5	4	3	2	1	0			
	PWMx									

Bit Symbol Description

7:0 PWMx PWM level for LEDx (x=1,2,3)



Description

Rise Time of pattern:

### PATx\_T1, Time Parameter of Pattern x Register

PAT1\_T1: Address: 0x30, R/W, default: 0x80 PAT2\_T1: Address: 0x35, R/W, default: 0x00 PAT3\_T1: Address: 0x3A, R/W, default: 0x00

Symbol

**TRISE** 

Bit

7:4

7	6	5	4	3	2	1	0
	TRIS	SE		TO	N		

		TRISE	Time	TRISE	Time
		0000	0s	1000	2.1s
		0001	0.13s	1001	2.6s
		0010	0.26s	1010	3.1s
		0011	0.38s	1011	4.2s
		0100	0.51s	1100	5.2s
		0101	0.77s	1101	6.2s
		0110	1.04s	1110	7.3s
		0111	1.6s	1111	8.3s
3:0	TON	On Time of	pattern:		
0.0					
0.0	. •	TON	Time	TON	Time
				TON 1000	Time 2.1s
0.0		TON	Time		
		TON 0000	Time 0.04s	1000	2.1s
	,	TON 0000 0001	Time 0.04s 0.13s	1000 1001	2.1s 2.6s
		TON 0000 0001 0010	Time 0.04s 0.13s 0.26s	1000 1001 1010	2.1s 2.6s 3.1s
		TON 0000 0001 0010 0011	Time 0.04s 0.13s 0.26s 0.38s	1000 1001 1010 1011	2.1s 2.6s 3.1s 4.2s
		TON 0000 0001 0010 0011 0100	Time 0.04s 0.13s 0.26s 0.38s 0.51s	1000 1001 1010 1011 1100	2.1s 2.6s 3.1s 4.2s 5.2s

## PATx\_T2, Time Parameter of Pattern x Register

PAT1\_T2: Address: 0x31, R/W, default: 0x86 PAT2\_T2: Address: 0x36, R/W, default: 0x00 PAT3 T2: Address: 0x3B, R/W, default: 0x00

-	<u>-</u>										
7	6	5	4	3	2	1	0				
	TFA	\LL			TO	<b>⊢</b> ⊢					

Bit Symbol Description

**TFALL** Fall Time of pattern: 6:4

> TFALL Time **TFALL** Time



		0000	0s	1000	2.1s
		0001	0.13s	1001	2.6s
		0010	0.26s	1010	3.1s
		0011	0.38s	1011	4.2s
		0100	0.51s	1100	5.2s
		0101	0.77s	1101	6.2s
		0110	1.04s	1110	7.3s
		0111	1.6s	1111	8.3s
2:0	TOFF	Off Time of	pattern:		
		TOFF	Time	TOFF	Time
		0000	0.04s	1000	2.1s
		0001	0.13s	1001	2.6s
		0010	0.26s	1010	3.1s
		0011	0.38s	1011	4.2s
		0100	0.51s	1100	5.2s
		0101	0.77s	1101	6.2s
		0110	1.04s	1110	7.3s
		0111	1.6s	1111	8.3s

## PATx\_T3, Time Parameter of Pattern x Register

PAT1\_T3: Address: 0x32, R/W, default: 0x00 PAT2\_T3: Address: 0x37, R/W, default: 0x00 PAT3\_T3: Address: 0x3C, R/W, default: 0x00

7	6	5	4	3	2	1	0
_	- TSLOT				TDF	ΙΑΥ	

Bit 6:4	Symbol TSLOT	Descriptior Slot Time E TSLOT	n Between Puls Time	ses:	
		000	0ms		
		001	130ms		
		010	260ms		
		011	380ms		
		100	540ms		
		101	670ms		
		110	800ms		
		111	1024ms		
3:0	TDELAY	Startup De TDELAY	lay Time of F Time	Pattern: TDELAY	Time
		0000	0.04s	1000	2.1s

0001	0.13s	1001	2.6s
0010	0.26s	1010	3.1s
0011	0.38s	1011	4.2s
0100	0.51s	1100	5.2s
0101	0.77s	1101	6.2s
0110	1.04s	1110	7.3s
0111	1.6s	1111	8.3s

## PATx\_T4, Time Parameter of Pattern x Register

PAT1\_T4: Address: 0x33, R/W, default: 0x00 PAT2\_T4: Address: 0x38, R/W, default: 0x00 PAT3\_T4: Address: 0x3D, R/W, default: 0x00

7	6	5	4	3	2	1	0		
PAT_CTR	PAT_SW	MPUL	SE	CE4	CE3	CE2	CE1		
Bit 7	Symbol PAT_CTR	Description Pattern running forever control 0: pattern run forever 1: pattern stop or switch to next pattern after repeating specified times.							
6	PAT_SW	0: Pattern switch	Pattern Switch enable, active only in true-color pattern mode. 0: Pattern switch is disabled 1: Pattern switch is enabled						
5:4	MPULSE	Multiple Pulse mode selection. 00: single pulse 01: pulse repeats 2 times 10: pulse repeats 3 times 11: pulse repeats 4 times							
3	CE4	Color #4 display enable 0: Color#4 is masked 1: Color#4 is allow to display							
2	CE3	Color #3 display enable 0: Color#3 is masked 1: Color#3 is allow to display							
1	CE2	Color #2 display enable 0: Color#2 is masked 1: Color#2 is allow to display							
0	CE1	Color #1 display 0: Color#1 is ma 1: Color#1 is all Note: if CE1~CE	asked ow to display	to 0, Color #1	is displayed	by default			



## PATx\_T5, Time Parameter of Pattern x Register

PAT1\_T5: Address: 0x34, R/W, default: 0x00 PAT2\_T5: Address: 0x39, R/W, default: 0x00 PAT3 T5: Address: 0x3E, R/W, default: 0x00

7	6	5	4	3	2	1	0	
REPTIM								

Bit Symbol Description


7:0 REPTIM PATTERN Repeat Times

REPTIM [7] = 0: Pattern repeats REPTIM[6:0]+1 times REPTIM [7] = 1: Pattern repeats (REPTIM[6:0]+1) \* 16 times



## TAPE AND REEL INFORMATION

## **Carrier Tape**




#### NOTES:

- 1.10 procket hole pitch cumulative tolerance ±0.2
  2.The meander of the tape is assumed with 1mm or less every 100mm between 250mm
  3.MATERIAL:CONDUCTIVE POYSTYRENE


- 4.ALL DIMS IN MM
  5.There must not be foreign body adhesion and the state of the surface must be excellent
  6.17" PAPER-Reel, 125000 pockets(500m)
- 7.Surface resistance 1X10E11(max) OHMS/SQ

## **PIN1 Direction**






## Reel






## **PACKAGE DESCRIPTION**




## **RECOMMENDED LAND PATTERN**





## **REFLOW PROFILE**



## Classification Reflow Profile

	Sn-Pb eutec	tic assembly	Pb-Free	assembly	
Reflow condition	Pkg. thickness ≥ 2.5 mm or Pkg. volume ≥ 350 mm <sup>3</sup>	Pkg. thickness < 2.5 mm and Pkg. volume < 350 mm <sup>3</sup>	Pkg. thickness ≥ 2.5 mm or Pkg. volume ≥ 350 mm <sup>3</sup>	Pkg. thickness < 2.5 mm and Pkg. volume < 350 mm <sup>3</sup>	
Average ramp-up rate (Liquidus Temperature $(T_L)$ to Peak)	3 °C/seco	ond max.	3 °C/second max.		
$\begin{split} & \text{Preheat} \\ & - & \text{Temperature Min} \; (T_{s(min)}) \\ & - & \text{Temperature Max} \; (T_{s(max)}) \\ & - & \text{Time} \; (min \; to \; max) \; (t_s) \end{split}$	150	) °C ) °C seconds	150 °C 200 °C 60-180 seconds		
$T_{s(max)}$ to $T_L$ - Ramp-up Rate			3 °C/sec	ond max.	
		°C seconds		7 °C seconds	
Peak Temperature (Tp)	225 +0/-5 °C	240 +0/-5 °C	245 +0/-5 °C	250 +0/-5 °C	
Time within 5 °C of actual Peak Temperature (t <sub>p</sub> )	10-30 seconds	10-30 seconds	10-30 seconds 20-40 seconds		
Ramp-down Rate	6 °C/sec	ond max.	6 °C/second max.		
Time 25 °C to Peak Temperature	6 minut	es max.	8 minut	es max.	

## Parameters for classification reflow profile

1. All of the temperature parameters are measured from the top of package;

2. AW2015 is suitable for Pb-Free assembly.

Note:



## **REVISION HISTORY**

Vision	Date	Revision Record
V1.0	May 2016	First officially release
V1.1	Apr 2017	Update parts of functional description
V1.2	Step. 2017	Update the i2c timing
V1.3	Nov. 2017	Update the ordering information



## **DISCLAIMER**

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.