

Table of Contents	
1	Title page
2	Notes
3	Block Diagram
4	TOP
5	CPU_Interfaces
6	DDR2 & Flash
7	PERIPHERALS
8	CPU Power
9	ELEVATOR CONNECTORS
10	OSBDM
11	Power from OSBDM

Revisions			
Rev	Description	Date	Designer
A	Original Release	8/1/2009	Swann Zhou
B	Modify according to ECR	11/18/2009	Swann Zhou
B1	Revise	5/18/2010	Jun Qiao
B2	Revise	5/20/2010	Jun Qiao
B3	Revise	5/26/2010	Jun Qiao
B4	Revise	6/8/2010	Jun Qiao
B5	Revise	6/9/2010	Jun Qiao
B6	Revise	6/17/2010	Jun Qiao
C	Release	6/21/2010	Jun Qiao
C1	Revise	7/23/2010	Jun Qiao



Microcontroller Solutions Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.

ICAP Classification: FCP: FIUC: X PUB:

Designer: Jim Williams	Drawing Title: TWR-MCF5441X		
Drawn by: Jun Qiao	Page Title: TITLE PAGE		
Approved:	Size C	Document Number SCH-26131 PDF: SPF-26131	Rev C1
Date: Friday, July 23, 2010		Sheet 1 of 11	

1. Unless Otherwise Specified:

- All voltages are DC
- All polarized capacitors are aluminum electrolytic


2. Interrupted lines coded with the same letter or letter combinations are electrically connected.


3. Device type number is for reference only. The number varies with the manufacturer.


4. Special signal usage:


- _B Denotes - Active-Low Signal
- <> or [] Denotes - Vectored Signals



5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.







		
ICAP Classification: FCP: FIUQ: X PUBI:		
Drawing Title: TWR-MCF5441X		
Page Title: NOTES		
Size C	Document Number SCH-26131 PDF: SPF-26131	Rev C
Date: Tuesday, June 22, 2010	Sheet 2 of 11	1
















(Elevator Primary Connector)

(Elevator Secondary Connector)








freescale
semiconductor

ICAP Classification: FCP: FIUQ: X PUBI:
Drawing Title:
TWR-MCF5441X

Page Title:
ELEVATOR CONNECTORS

Size C	Document Number SCH-26131 PDF: SPF-26131	Rev C1
Date: Friday, July 23, 2010	Sheet 9 of 11	





Note

1. Route VSENSE line as a trace and connect it to the VTT power plane near the DDR-2 memories

2. Provide Ground Guard to the Vsense line

