

September 1986 Revised July 2001

DM7476

Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

General Description


This device contains two independent positive pulse triggered J.K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse, While the clock is LOW the slave is isolated from the master. On the positive transition of the dock, the data from the J and K inputs is transferred to the master. While the clock is HIGH the J and K inputs are disabled. On the

negative transition of the clock, the data from the master is transferred to the stave. The logic state of J and K inputs must not be allowed to change while the clock is HIGH. The data is transferred to the outputs on the falling edge of the clock pulse. A LOW logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Ordering Code:

1	Order Number	Packer		
ı	DM7476N	r ackage Number		
ı	Ditt/4/6/4	N16E	Package Description	
1			16-Lead Plastic Dual-In-Line Pasters (Doug	
ı	Connection		16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.3	00° Wide

Connection Diagram



Function Table

				Out	Outputs	
CLR	CLK	J				
н	_			4	Q	
	^	х	X	H		
L	X	x		1 .		
,			^	"	н	
	_ ×	х	X	н	н	
	1 1			(Note 1)	Alata .	
н	1 1	1	Ι.	(.1010 1)	(14010 1	
ы			"	Q ₀	$\bar{\mathbf{o}}_{o}$	
	2	н	lι		-0	
н	ا ما			1 "	L	
٠.		_	н	l L	н	
	2	н	н	_		
		H	H X X X X X X X X X X X X X X X X X X X	H X X X X X L X X X X X X X X X X X X X	H X X X X H L X X X H L X X X X H (Note 1) H \(\triangle \tau \) H \(\triangle \tau \) H \(\triangle \t	

H = HGM Lopic Level

L = LOW Lopic Level

X = Ether LOW or HIGH Lopic Level

JL = Positive pulse data. The J and K inputs in
the clock is HIGH. Data is transferred to dge of the clock pulse. Q_0 = The output logic level before the indica

le « Each output changes to the complement each complete active HIGH level clock pulse.

de 1: This configuration is nonstable; that is, it will not persist set and/or clear inputs return to their inactive (HGGH) level.

© 2001 Fairchild Semiconductor Corporation

www.fairchildsemi.com



DM7474

Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

General Description


This device contains two independent positive-edge-triggered D-type flip-flops with complementary outputs. The gered on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering the positive young level and is not directly related to the occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated. A LOW logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Ordering Code:

ı	Oldering	Package Description
	Dackage Numbe	Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
1	Order Number 1 to M14A	14-Lead Small Outline Integrated Circuit (PDIP), JEDEC MS-001, 0.300" Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
	DM7474M N14A	14-Lead Plastic Dual-In-Line Package (PDII), 32222
	NIAM	the cuttor "X" to the ordering code.

Devices also available in Tape and Reel. Specify by appending the suffix letter

Connection Diagram



Function Table

Inputs			Outputs		
- DD	CLR	CLK	D	Q	ā
PR			χ.	Н	L
L	Н	X	×	L	н
н	L .		x	н	н
L	L	Х	^	(Note 1)	(Note 1)
н	н	1	н	н	L
55.052	Н Н	1	L	L	н
H	Н	ازا	×	Qo	\overline{a}_{o}
Н	- 11				

- H = HIGH Logic Level
- X = Either LOW or HIGH Logic Level
- L = LOW Logic Level
- 1 = Positive-going transition of the clock.
- $_{\rm I}$ = restave-going densition of the coordinated input conditions were ${\rm Q}_{\rm Q}$ = The output logic level of Q before the indicated input conditions were established.

Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.

© 2001 Fairchild Semiconductor Corporation

DS006526

www.fairchildsemi.com