Detailed Analysis of the Digital Error Correction in the Pipelined ADC

Pengyu Zeng zpyeis@whu.edu.cn

Introduction

- Digital error correction is one of the most crucial algorithms in the pipelined ADC. The structure of the ADC depends on this algorithm which can correct the aperture error and the digital output error caused by the mismatch of comparators.
- There are many different methods to analysis this algorithm presented in previous works. Meanwhile, there are many details need to be interpreted.
- This report tries to <u>integrate different methods</u> and proposes the detailed analysis on <u>the basic thinking of the pipelined ADC</u>, <u>the principal of the digital error correction algorithm</u> and <u>the significant points in the valid algorithm</u>.

Outline


- The physical model of the pipelined ADC
- The basic pipelined ADC
- Redundancy and digital error correction
- Comparator offset and digital output


Outline

- Key points
- The physical model of the pipelined ADC
- The basic pipelined ADC
- Redundancy and digital error correction
- Comparator offset and digital output


- To build:
 - Physical model
 - Circuits
 - Math expression
- Analysis the algorithm with the math expression

- Basic ADC (Flash)
- *k* bit Need 2^{*k*}-1 comparators






15 Comparators



- Step by step
 - Coarse quantize
 - Get the residue
 - Amplify and quantize
- 2*3=6 Comparators


The Thinking of the Pipelined ADC



- Step by step
 - Coarse quantize
 - Get the residue
 - Amplify and quantize


$$V_{\text{OUTi}} = G_{\text{i}}(V_{\text{RESi}}) = G_{\text{i}}(V_{\text{INi}} - D_{\text{i}}LSB_{\text{i}})$$
 $LSB_{\text{i}} = \frac{FS}{2^{k_{\text{i}}}}$ $V_{\text{RESi}} < LSB_{\text{i}}$ $G_{\text{i}} = 2^{k_{\text{i}}}$

The Transfer Waveform



$$V_{RESi} < LSB_i$$
 $G_i = 2^{k_i}$

Digital Output of the Pipelined ADC




Stage 1: 10

Stage 2: 11

Why? System output: 1011


Digital Output



A_{OUT} is the analog output of the ADC, error is the system quantization error

$$V_{\text{IN}} = A_{\text{OUT}} + error \qquad A_{\text{OUT}} = D_{\text{OUT}} LSB = \sum \frac{A_{\text{OUTi}}}{\prod\limits_{n=1}^{i-1} G_n} = \sum \frac{D_i LSB_i}{\prod\limits_{n=1}^{i-1} G_n} = \frac{D_1 LSB_1}{1} + \frac{D_2 LSB_2}{G_1} = \frac{D_1 LSB_1}{1} + \frac{D_2 LSB_2}{1} = \frac{D_1 LSB_1}{1} + \frac{D_2 LSB_2}{1} = \frac{D_1 LSB_1}{1} + \frac{D_2 LSB_2}{1} = \frac{D_1 LSB_1}{1} = \frac{D_1 LSB_1}{1} + \frac{D_2 LSB_2}{1} = \frac{D_1 LSB_1}{1} = \frac{D_1 LSB_1}{$$

Digital Output




A_{OUT} is the analog output of the ADC, error is the system quantization error

$$V_{\text{IN}} = A_{\text{OUT}} + error \qquad A_{\text{OUT}} = D_{\text{OUT}} LSB = \sum \frac{A_{\text{OUTi}}}{\prod\limits_{n=1}^{i-1} G_n} = \sum \frac{D_i LSB_i}{\prod\limits_{n=1}^{i-1} G_n} = \frac{D_1 LSB_1}{1} + \frac{D_2 LSB_2}{G_1}$$

Actually, A_{OUTi} is equal to V_{DACi}

Digital Output




$$A_{OUT} = D_{OUT}LSB = \frac{D_1LSB_1}{1} + \frac{D_2LSB_2}{G_1} \qquad LSB_i = \frac{FS}{2^{k_i}}$$

$$A_{OUT} = D_1 \frac{FS}{2^{k_1}} + D_2 \frac{FS}{G_1 2^{k_2}} = D_1G_1 2^{k_2-k_1}LSB + D_2LSB = (D_1G_1 2^{k_2-k_1} + D_2)LSB$$

$$LSB$$

Digital Output




$$A_{\text{OUT}} = D_{\text{OUT}}LSB = \frac{D_1LSB_1}{1} + \frac{D_2LSB_2}{G_1}$$

$$A_{\text{OUT}} = D_1 \frac{FS}{2^{k_1}} + D_2 \frac{FS}{G_1 2^{k_2}} = D_1G_1 2^{k_2-k_1}LSB + D_2LSB = (D_1G_1 2^{k_2-k_1} + D_2)LSB$$

$$A_{\text{OUT}} = D_{\text{OUT}}LSB = (G_1 2^{k_2-k_1}D_1 + D_2)LSB$$

$$D_{\text{OUT}} = G_1 2^{k_2-k_1}D_1 + D_2$$

Digital Output




$$D_{\text{OUT}} = G_1 2^{k_2 - k_1} D_1 + D_2$$

$$G_1 = 2^{k_1}$$
 $D_{OUT} = 2^{k_2}D_1 + D_2$ Stage 2: 11


$$D_{\text{OUT}} = D_1 << k_2 + D_2$$

Stage 1: 10

Output: 1011



Differences between the Physical Model and the Actual Circuits




$$V_{\text{OUTi}} = G_{\text{i}}(V_{\text{RESi}}) = G_{\text{i}}(V_{\text{INi}} - V_{\text{DACi}}) = G_{\text{i}}(V_{\text{INi}} - D_{\text{i}} SB_{\text{i}}) = G_{\text{i}}(V_{\text{INi}} - D_{\text{i}} \frac{V_{\text{REF}}}{2^{k_{\text{i}}-1}})$$

In the circuits, the D_i in the formula is not equal to the digital output of the stage

Differences between the Physical Model and the Actual Circuits


Physical Model:

Magnitude from the lower border




Actual Circuits:

Vector starting from the origin(zero)




The key point is to build a bijection function between the input and output signal

The Requirements of the Transfer Waveform




- Sectional linear bijection function
- Output range is equal to input range

Example 1




- The decoding is complex
- Voltage level changes more frequently

Example 2



- Used in the folding ADC
- Unable to introduce the redundancy


• Example 3



Differences between the Physical Model and the Actual Circuits


Physical Model:

Magnitude from the lower border




Actual Circuits:

Vector starting from the origin(zero)



- In the formula, the D_i should be written as D'_i
- D'_{i} is used to calculate the residue, D_{i} is the digital output of the stage
- D'_{i} may not be equal to D_{i} , but should be one-to-one corresponding to D_{i}


- Math Expressions
 - According to two requirements of transfer waveform, we can get the new curve:




The formula:

$$V_{\text{OUTi}} = G_{\text{i}}(V_{\text{INi}} - V_{\text{DACi}}) = G_{\text{i}}(V_{\text{INi}} - D'_{\text{i}} \frac{V_{\text{REF}}}{2^{k_{\text{i}}-1}}) = G_{\text{i}}(V_{\text{INi}} - D'_{\text{i}} LSB_{\text{i}})$$

Mismatch of Comparators



Mismatch of Comparators



$$\bullet : V_{OUT2} = 16V_{IN1} - 16D'_{1}LSB_{1} - 4D'_{2}LSB_{2}$$

•:
$$V_{\text{OUT2}}^* = 16V_{\text{IN1}} - 16(D_1' + 1)LSB_1 - 4(D_2' - 3)LSB_2 = V_{\text{OUT2}} - 4LSB_2$$

• :
$$D_{OUT} = 4D_1 + D_2$$

• :
$$D_{OUT}^* = 4(D_1 + 1) + (D_2 - 3) = D_{OUT} + 1$$

- Problems Caused by the Mismatch
 - Amplified residue is out of the input range
 - Mismatch causes the error in the digital output and the next stage input

Solutions

- Reduce the inter-stage gain and bring the redundancy
- Correct the error in the digital output so the present output is right
- Correct the next stage input so the later output is right

Solutions


- Reduce the inter-stage gain and bring the redundancy
- Correct the error in the digital output so the present output is right
- Correct the next stage input so the later output is right
 - It can be proved that the next stage input is right when the digital output is right

$$\begin{aligned} V_{\text{OUT2}} &= G_2 (V_{\text{IN2}} - D'_2 L S B_2) \\ &= G_2 (G_1 V_{\text{IN1}} - G_1 D'_1 L S B_1 - D'_2 L S B_2) \\ &= G_2 \Big[G_1 V_{\text{IN1}} - (G_1 2^{k_2 - k_1} D'_1 - D'_2) L S B_2 \Big] \\ &= G_2 (G_1 V_{\text{IN1}} - D'_{\text{OUT}} L S B_2) \end{aligned}$$


Solutions

- Reduce the inter-stage gain and bring the redundancy into residue
- Correct the error in the digital output so the present output is right
- Correct the next stage input so the later output is right
 - It can be proved that the next stage input is right when the digital output is right
 - In the following chapter, the analysis will only discuss about the digital error correction algorithm's effect on the digital output

Reduce the Inter-stage Gain




Digital Output of the Pipelined ADC with Redundancy



$$V_{
m OUTi}=G_{
m i}(V_{
m INi}-V_{
m DACi})$$
 $G_{
m 1}=2^{k_{
m i}-1}$ $D_{
m OUT}=G_{
m 1}2^{k_{
m 2}-k_{
m 1}}D_{
m 1}+D_{
m 2}=2^{k_{
m 2}-1}D_{
m 1}+D_{
m 2}=D_{
m 1}<<[(k_{
m 2}-1)]+D_{
m 2}$ 1 bit overlap

Error Correction




$$V_{IN2} = V_{OUT1} = 4(V_{IN1} - D_1 LSB_1)$$

$$D_{1}^{*} = D_{1} + 1 \rightarrow V_{1N2}^{*} = V_{1N2} - 4LSB_{1} \rightarrow D_{2}^{*} = D_{2} - 3$$

$$D_{\rm OUT}=4D_1+D_2$$

$$D_{\text{OUT}}^* = 4(D_1 + 1) + (D_2 - 3) = D_{\text{OUT}} + 1$$



$$V_{IN2} = V_{OUT1} = 2(V_{IN1} - D_1 LSB_1)$$

$$D_{1}^{*} = D_{1} + 1 \rightarrow V_{1N2}^{*} = V_{1N2} - 4LSB_{1} \rightarrow D_{2}^{*} = D_{2} - 3$$
 $D_{1}^{*} = D_{1} + 1 \rightarrow V_{1N2}^{*} = V_{1N2} - 2LSB_{1} \rightarrow D_{2}^{*} = D_{2} - 2$

$$D_{\rm OUT}=2D_1+D_2$$

$$D^*_{OUT} = 2(D_1 + 1) + (D_2 - 2) = D_{OUT}$$

- Key Points in the Correction
 - Digital output change can be fully detected
 - The weights ratio of digital output and its variation are intrinsically opposite

- Key Points in the Correction
 - Digital output change can be fully detected
 - The weights ratio of digital output and its variation are intrinsically opposite

$$V_{\text{INi+1}} = V_{\text{OUTi}} = G_{\text{i}}(V_{\text{INi}} - D'_{\text{i}}LSB_{\text{i}})$$

$$\Delta D_{1} \to \Delta V_{\text{IN2}} = -G_{1}LSB_{1}\Delta D_{1} \to \Delta D_{2} = \frac{\Delta V_{\text{IN2}}}{LSB_{2}}$$

$$\Delta D_{2} = \frac{\Delta V_{\text{IN2}}}{LSB_{2}} = -\frac{G_{1}LSB_{1}}{LSB_{2}}\Delta D_{1} = -G_{1}2^{k_{2}-k_{1}}\Delta D_{1} = -W_{12}\Delta D_{1}$$

- Key Points in the Correction
 - Digital output change can be fully detected
 - The weights ratio of digital output and its variation are intrinsically opposite

$$\Delta D_{2} = -W_{12} \Delta D_{1}$$

$$D_{OUT} = G_{1} 2^{k_{2} - k_{1}} D_{1} + D_{2} = W_{12} D_{1} + D_{2}$$


$$D_{OUT}^{*} = W_{12} (D_{1} + \Delta D_{1}) + (D_{2} + \Delta D_{2})$$

$$= W_{12} D_{1} + D_{2} + (W_{12} \Delta D_{1} + \Delta D_{2})$$

$$= W_{12} D_{1} + D_{2} + (W_{12} \Delta D_{1} - W_{12} \Delta D_{1})$$

$$= D_{OUT}$$

Key Points: Recursive Thought




Though the algorithm is discussed under the circumstance that there is
no offset in the next stage's comparators, the algorithm remains feasible
when the final stage is without or with little mismatch.


Problems


- Zero-cross comparator are sensitive to the noise (chatter)
- The digital output has offset

Digital Output Offset





Offset Introduced to All Comparators





Error Correction






 The correction algorithm remains valid but some of the error are not fully detected (the arrow on the left only cross 1 comparators line instead of 2)

- Key Points in the Correction
 - Digital output change can be fully detected
 - The weights ratio of digital output and its variation are intrinsically opposite

Error Correction




$$V_{IN2} = V_{OUT1} = 2(V_{IN1} - D_1 LSB_1)$$

$$D_{1}^{*} = D_{1} + 1 \rightarrow V_{1N2}^{*} = V_{1N2} - 2LSB_{1} \rightarrow D_{2}^{*} = D_{2} - 2$$
 $D_{1}^{*} = D_{1} + 1 \rightarrow V_{1N2}^{*} = V_{1N2} - 2LSB_{1} \rightarrow D_{2}^{*} = D_{2} - 1$

$$D_{\text{OUT}} = 2D_1 + D_2$$

$$D_{\text{OUT}}^* = 2(D_1 + 1) + (D_2 - 2) = D_{\text{OUT}}$$



$$V_{IN2} = V_{OUT1} = 2(V_{IN1} - D_1 LSB_1)$$


$$D_{1}^{*} = D_{1} + 1 \rightarrow V_{1N2}^{*} = V_{1N2} - 2LSB_{1} \rightarrow D_{2}^{*} = D_{2} - 1$$

$$D_{\text{OUT}} = 2D_1 + D_2$$

$$D^*_{OUT} = 2(D_1 + 1) + (D_2 - 1) = D_{OUT} - 1$$


Error can't be corrected immediately


Error Correction



• Generally, the final stage(stage n) is a zero-cross flash comparator and the error of the previous stage (stage n-1) can be fully corrected. The stage n-1 and stage n can be regard as an ideal zero-cross flash together so all the previous error can be corrected (recursive thought).


Add a Comparator






- Error can't be corrected immediately
- Should be 1111(-1) instead of 0111(7)
- Error can be corrected immediately


No Digital Output Offset





Redundancy and Digital Error Correction


- The Correction Range (Tolerable Mismatch)
 - Example of a 3 bit stage with 2 bit overlap $k_i = 3$ $G_1 = 2^{k_i-2}$



$$V_{\text{Correcti}} = V_{\text{Redundancyi}} / G_{\text{i}}$$

Redundancy and Digital Error Correction


• 1.5 bit?



 $2^n - 2$ comparators. As a result, the resolution of each stage except the last is $\log_2 (2^n - 1)$ bits. If n = 2 b, as in this example, the resolution per stage is about 1.5 b,

$$\log_2(2^2-1)=1.58$$
 (bit)

[1] S. H. Lewis, H. S. Fetterman, G. F. Gross, R. Ramachandran and T. R. Viswanathan, "A 10-b 20-Msample/s analog-to-digital converter," in IEEE Journal of Solid-State Circuits, vol. 27, no. 3, pp. 351-358, March 1992.



The first stage is composed of a 3.2 bit sub-ADC (eight comparators) and an MDAC with gain of 4. Each of the subsequent stages is scaled down by a factor of 2 relative to the preceding

$$\log_2(2^3+1)=3.16$$
 (bit)

[2] S. Shin et al., "A 12 bit 200 MS/s Zero-Crossing-Based Pipelined ADC With Early Sub-ADC Decision and Output Residue Background Calibration," in IEEE Journal of Solid-State Circuits, vol. 49, no. 6, pp. 1366-1382, June 2014.

Thanks for Your Attention