## 数字电路与数字系统实验 实验五 时钟

姓名: 你猜

学号: 你猜

班级: 你猜

邮箱: 你猜


实验时间: 你猜

## 一、 实验目的

学习计数器的原理,通过 verilog 语言设计、实现一个计数器和电子时钟。

### 二、 实验原理

利用触发器可以构成简单的计数器。图 5-1是由 3 个上升沿触发的  $\mathbf{D}$  触发器组成的 3 位二进制异步加法计数器,即在每个  $\mathbf{Clock}$  的上升沿,计数器输出  $\mathbf{Q}_2\mathbf{Q}_1\mathbf{Q}_0$  加 1。



## 三、 实验环境

Quartus 18.1、FPGA 开发板

## 四、 实验过程

## 基础实验部分:

设计思路:

输入: CLOCK 50 为时钟信号, sw0, 1, 2 分别为开始, 暂停和清零。

输出: led, hex0,1

用周期为1秒的时钟信号作为设计的时钟信号,若sw1=1,暂停,则什么都不做;若sw2=1,清零,则count置为零;否则,正常计数,当count>98时,1ed开始闪烁,直到count溢出,重新从0开始计数。


```
REG/WIRE declarations
901234567890123456789012345
        //======
input CLOCK_50;
        input SW0,SW1,SW2;
        output reg LEDR;
output reg [6:0] HEXO;
output reg [6:0] HEX1;
        reg [24:0] count_clk = 0;
reg clk_1s = 0;
reg [3:0] left = 0;
reg [3:0] right = 0;
reg [6:0] count = 0;
           Structural coding
        always @ (posedge CLOCK_50)
     ⊟begin
| if(count_clk == 25000000)
     begin
                 count_clk <= 0;
             clk_1s <= ~clk_1s; end
else count_clk <= count_clk + 1;
56
57
          always @ (posedge clk_1s)
       □begin
58
59
60
61
              LEDR = 0;
if(SWO) //start
       begin
                    if(SW1); //stop, do nothing
62
63
       \dot{\Box}
                    else if(SW2) begin
64
65
                        count = 0;
                        right = 0;
66
67
                        left = 0; end
       占
68
69
70
71
72
73
74
75
76
                   else begin
                        if(count<100) begin //show numbers
       right = count%10;
left = count/10;end
                        if(count>98) //flash
  LEDR = count % 2;
                        count = count+1;
                   end
```

数码管部分略…


#### 激励代码:

```
## ABEXD(HEXD),
## HEXI(HEXI),
## LEDR(LEDR),
## LEDR(LEDR),
## LEDR(LEDR),
## LEDR(SWO),
## LEDR(SWO),
## LEDR(SWO),
## LEDR(SWO),
## LEDR(LEDR),
## LEDR(LEDR)
## LEDR
```

#### ModelSim 仿真:




计数到达 99 之后, 1ed 闪烁, 经过 28 秒的闪烁之后, 计数器清零, 再次开始计数:




## 引脚分配:

T T	Node Name		Directio	n	Locatio	on	I/O B	ank	VREF	Group	
	in_ CLOCK_50		Input		PIN_AF14		3B		B3B_N0		F
	HEXO[6]		Output		PIN_AH18		4A		B4A_N0		F
	Out HEXO[5]		Output		PIN_AG18		4A		B4A_N0		F
	out HEX0[4]		Output		PIN_AH17		4A		B4A_N0		F
	Out HEXO[3]		Output		PIN_AG16		4A		B4A_N0		F
	HEXO[2]		Output		PIN_AG17		4A		B4A_N0		F
	HEXO[1]		Output		PIN_V18		4A		B4A_N0		F
	HEXO[0]		Output		PIN_W17		4A		B4A_N0		F
	<sup>out</sup> HEX1[6]		Output		PIN_V17		4A		B4A_N0		F
	<sup>out</sup> HEX1[5]		Output		PIN_AE17		4A		B4A_N0		F
	Out HEX1[4]		Output		PIN_AE18		4A		B4A_N0		F
	<sup>out</sup> HEX1[3]		Output		PIN_AD17		4A		B4A_N0		F
	HEX1[2]		Output		PIN_AE16		4A		B4A_N0		F
out	HEX1[1]	Outp	out	PIN V	/16	4A		B4A NO		PIN_V16	
out		Outp		PIN_A		4A		B4A NO		PIN AF16	
out	LEDR	Outp	out	PIN_A		5A		B5A_N0		PIN_AA2	
in	_ SW0	Inpu	t	PIN_A	AB30	5B		B5B_N0		PIN_AB30	0
in	_ SW1	Inpu	t	PIN_Y	27	5B		B5B_N0		PIN_Y27	
in	- SW2	Inpu	t	PIN_A	B28	5B		B5B_N0		PIN_AB28	3
<<	new node>>										


# 实验结果: 开始计数:



计数到 99, 1ed 闪烁 28 秒:



Led 结束闪烁后,重新开始计数:



## 扩展实验部分:

设计思路:

输入为: clk 时钟信号,两位的 select 进行功能选择,两位 change\_select 选择设置的时、分、秒,change\_in 是设置时间的输入,sec\_in 是秒表开关。输出: hex0-5 是数码管, led 是闹钟输出。

用周期为1秒的时钟信号作为设计的时钟信号,若 select=1 时,将 sec, min, hour 赋值为手动设置的时分秒; 否则 clock 正常运行。若 select=3 且秒表开关为1,秒表同时也计数。当 clock 的时分秒与闹钟设置的时分秒相等时,led 亮。

检测到 change\_in 上升沿时,若 select=1 或 2,则进行手动时间设置或闹钟设置。

#### 设计代码:

my clock.v

#### 生成1秒的时钟信号:

```
always @ (posedge clk)
if (count_clk == 25000000)

begin
count_clk <= 0;
clk_1s <= ~clk_1s; end
else count_clk <= count_clk + 1;
```

时钟正常状态和设置手动设置的时间:

```
always @ (posedge clk_1s)
      begin
led = 0;
  38
  39
           40
                               //手动设置时间
 41
 42
           begin
 43
              sec = set_sec;
             min = set_min;
hour = set_hour;
 44
 45
 46
 47
           else
           begin
if(sec < 59) sec = sec + 1;
 48
      49
  50
  51
              begin
                 sec = 0;
if(min < 59) min = min + 1;
  52
 53
54
55
                 else
      ᆸ
                 begin
                    min = 0;
if(hour < 23) hour = hour + 1;
else hour = 0;
  56
  57
  58
  59
                 end
              end
  60
           end
  61
秒表和闹钟的显示:
           if(select == 3 && sec_in == 1) sec_clock = sec_clock+1;
 63
 64
           if(sec == alm_sec && min == alm_min && hour == alm_hour) led=1;
数码管部分略…
手动设置时间:
415
        always @ (posedge change_in)
      begin
| if(select == 1)
416
417
                                   //手动调整时间
      418
            begin
419
      Ī
               if(change_select == 0) //change sec
420
421
                   if(set_sec < 59) set_sec = set_sec+1;
422
                   else
423
                   begin
      ₿
424
                      set\_sec = 0;
425
                      if(set_min < 59) set_min = set_min+1;</pre>
426
                      else
427
       ፅ
                      begin
428
                         set_min = 0;
                         if(set_hour < 23) set_hour = set_hour+1;
else set_hour = 0;</pre>
429
430
431
                      end
                   end
432
               end
433
434
               else if(change_select == 1)
                                                //change min
435
      ڧ
436
                   if(set_min < 59) set_min = set_min+1;
437
                   else
438
                   begin
```

change min、hour 部分略…

#### 设置闹钟:

```
else if(select == 2) //set alarm
450
           begin
if(change_select == 0) //change sec
451
      452
453
      begin
  if(alm_sec < 59) alm_sec = alm_sec+1;</pre>
454
455
456
                  else
      莒
                  begin
457
                      alm_sec = 0;
458
459
                      if(alm_min < 59) alm_min = alm_min+1:
                      else
460
      ᆸ
                      begin
                         alm_min = 0;
if(alm_hour < 23) alm_hour = alm_hour+1;
461
462
463
                         else alm_hour = 0;
464
                     end
                  end
465
               end
466
467
               else if(change_select == 1)
                                                //change min
468
      ڧ
               begin
469
                  if(alm_min < 59) alm_min = alm_min+1;
470
                  else
471
                  begin
      白
```

change min、hour 部分略…

#### 激励代码:

```
clk=0; select=0; change_select=0; change_in=0; #1100;
 68
                                                                                               /*select=3;sec_in=0;#500
                                                                                                                                                                  sec_in=1;#5000;
sec_in=0;*/
69
70
71
72
73
74
75
76
77
78
79
                                                                                         select=1; change_select=0; change_in=0; #50; change_select=0; change_in=0; #50; change_select=0; change_in=0; #50; change_select=0; change_in=1; #50; change_select=0; change_in=1; #50; change_select=0; change_in=1; #50; change_select=1; change_in=0; #50; change_select=2; change_in=0; #50; change_select=2; change_in=0; #50; change_select=2; change_in=0; #50; change_select=2; change_in=1; #50; change_select=2; change_in=0; #50; change_select=2; change_in=0; #50; change_select=2; change_in=0; #50; select=0; change_select=0; change_in=0; #50; select=2; change_in=0; #50; select=2; change_in=0; #50; select=2; change_in=0; #50; select=2; change_select=0; change_in=0; #50; select=2; change_in=0
                                                                                              select=1; change_select=0; change_in=0; #50;
 80
 81
82
83
84
85
86
87
 88
 89
 90
                                                                                              select=2;
 91
                                                                                                                                                                    change_select=1; change_in=0; #50;
                                                                                             change_select=1; change_in=1; #50; select=0; change_select=0; change_in=0; #50;
92
 93
 94
                                                         / --> end
```

## ModelSim 仿真:

时钟正常运行和手动设置时间:




闹钟和秒表略,跟基础实验部分差不多…


## 引脚分配:

Node Name	Direction	Location	I/O Bank	VREF Gro
in_ change_in	Input	PIN_AJ4	3B	B3B_N0
in_ change_select[1]	Input	PIN_AC30	5B	B5B_N0
in_ change_select[0]	Input	PIN_AB28	5B	B5B_N0
in_ clk	Input	PIN_AF14	3B	B3B_N0
out hex0[6]	Output	PIN_AH18	4A	B4A_N0
out hex0[5]	Output	PIN_AG18	4A	B4A_N0
out hex0[4]	Output	PIN_AH17	4A	B4A_N0
out hex0[3]	Output	PIN_AG16	4A	B4A_N0
out hex0[2]	Output	PIN_AG17	4A	B4A_N0
out hex0[1]	Output	PIN_V18	4A	B4A_N0
out hex0[0]	Output	PIN_W17	4A	B4A_N0
out hex1[6]	Output	PIN_V17	4A	B4A_N0
out hex1[5]	Output	PIN_AE17	4A	B4A_N0
out hex1[4]	Output	PIN_AE18	4A	B4A_N0
out hex1[3]	Output	PIN_AD17	4A	B4A_N0
out hex1[2]	Output	PIN_AE16	4A	B4A_N0
out hex1[1]	Output	PIN_V16	4A	B4A_N0


Node Name	Direction	Location	I/O Bank	VREF Gr
out hex1[0]	Output	PIN_AF16	4A	B4A NO
hex2[6]	Output	PIN_W16	4A	B4A_N0
out hex2[5]	Output	PIN_AF18	4A	B4A_NO
out hex2[4]	Output	PIN_Y18	4A	B4A_N0
out hex2[3]	Output	PIN_Y17	4A	B4A_N0
hex2[2]	Output	PIN_AA18	4A	B4A_N0
hex2[1]	Output	PIN_AB17	4A	B4A_N0
hex2[0]	Output	PIN_AA21	4A	B4A_N0
hex3[6]	Output	PIN_AD20	4A	B4A_N0
hex3[5]	Output	PIN_AA19	4A	B4A_N0
out hex3[4]	Output	PIN_AC20	4A	B4A_N0
out hex3[3]	Output	PIN_AA20	4A	B4A_N0
out hex3[2]	Output	PIN_AD19	4A	B4A_N0
out hex3[1]	Output	PIN_W19	4A	B4A_N0
out hex3[0]	Output	PIN_Y19	4A	B4A_N0
out hex4[6]	Output	PIN_AH22	4A	B4A_N0
out hex4[5]	Output	PIN_AF23	4A	B4A_N0
Named: * ~	«» Edit: ×			
Named: * V	Edit: Direction	Location	I/O Bank	VREF Gro
Named: * V  Node Name  hex4[4]	Direction Output	Location PIN_AG23	I/O Bank	VREF Gro
Named: * V  Node Name  hex4[4]  hex4[3]	Direction Output Output	Location PIN_AG23 PIN_AE23	I/O Bank 4A 4A	VREF Gro
Named: * V  Node Name  Node Name  hex4[4]  hex4[3]  hex4[2]	Direction Output Output Output Output	Location PIN_AG23 PIN_AE23 PIN_AE22	I/O Bank 4A 4A 4A	VREF Gro B4A_NO B4A_NO B4A_NO
Named: * V  Node Name  hex4[4]  hex4[3]  hex4[2]  hex4[1]	Direction Output Output Output Output Output Output	Location PIN_AG23 PIN_AE23 PIN_AE22 PIN_AG22	I/O Bank 4A 4A 4A 4A	VREF Gro B4A_NO B4A_NO B4A_NO B4A_NO
Named: * V  Node Name  hex4[4]  hex4[3]  hex4[2]  hex4[1]  hex4[1]	Direction Output Output Output Output Output Output Output Output	Location PIN_AG23 PIN_AE23 PIN_AE22 PIN_AG22 PIN_AG22	I/O Bank 4A 4A 4A 4A	VREF Gro B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO
Named: * Node Name  Node Name  hex4[4]  hex4[3]  hex4[2]  hex4[1]  hex4[1]  hex4[0]  hex5[6]	Direction Output	Location PIN_AG23 PIN_AE23 PIN_AE22 PIN_AG22 PIN_AG21 PIN_AB21	I/O Bank  4A  4A  4A  4A  4A  4A	VREF Gro B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO
Named: *   Node Name  Node Name  hex4[4]  hex4[3]  hex4[2]  hex4[1]  hex4[1]  hex4[0]  hex5[6]	Direction Output	Location PIN_AG23 PIN_AE23 PIN_AE22 PIN_AG22 PIN_AG21 PIN_AB21 PIN_AF19	I/O Bank  4A  4A  4A  4A  4A  4A	VREF Gro B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO
Named: * Node Name  Out hex4[4]  Out hex4[3]  Out hex4[2]  Out hex4[1]  Out hex4[0]  Out hex5[6]  Out hex5[6]  Out hex5[4]	Direction Output	Location PIN_AG23 PIN_AE23 PIN_AE22 PIN_AG22 PIN_AD21 PIN_AB21 PIN_AF19 PIN_AE19	I/O Bank  4A  4A  4A  4A  4A  4A  4A  4A	VREF Gro B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO
Named: * Node Name  Node Name  hex4[4]  hex4[3]  hex4[2]  hex4[1]  hex4[1]  hex4[0]  hex5[6]  hex5[6]  hex5[4]  hex5[4]	Direction Output	Location PIN_AG23 PIN_AE23 PIN_AE22 PIN_AG22 PIN_AG21 PIN_AB21 PIN_AF19 PIN_AE19 PIN_AG20	I/O Bank  4A  4A  4A  4A  4A  4A  4A  4A  4A	VREF Gro B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO
Named: * Node Name  out hex4[4]  out hex4[3]  out hex4[2]  out hex4[1]  out hex4[0]  out hex5[6]  out hex5[6]  out hex5[4]  out hex5[3]  out hex5[2]	Direction Output	Location PIN_AG23 PIN_AE23 PIN_AE22 PIN_AG22 PIN_AG21 PIN_AB21 PIN_AF19 PIN_AE19 PIN_AE20 PIN_AF20	I/O Bank  4A  4A  4A  4A  4A  4A  4A  4A  4A  4	VREF Gro B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO B4A_NO
Named: * Node Name  out hex4[4]  out hex4[3]  out hex4[2]  out hex4[1]  out hex4[0]  out hex5[6]  out hex5[6]  out hex5[4]  out hex5[4]  out hex5[3]  out hex5[2]  out hex5[1]	Direction Output	Location PIN_AG23 PIN_AE23 PIN_AE22 PIN_AG22 PIN_AD21 PIN_AB21 PIN_AF19 PIN_AE19 PIN_AE20 PIN_AF20 PIN_AG21	I/O Bank  4A  4A  4A  4A  4A  4A  4A  4A  4A  4	VREF Gro  B4A_NO
Named: * Node Name  out hex4[4]  out hex4[3]  out hex4[2]  out hex4[1]  out hex4[0]  out hex5[6]  out hex5[6]  out hex5[4]  out hex5[4]  out hex5[1]  out hex5[1]  out hex5[1]	Direction Output	Location  PIN_AG23  PIN_AE23  PIN_AE22  PIN_AG22  PIN_AD21  PIN_AB21  PIN_AF19  PIN_AE19  PIN_AG20  PIN_AG20  PIN_AF20  PIN_AG21  PIN_AG21  PIN_AG21	I/O Bank  4A  4A  4A  4A  4A  4A  4A  4A  4A  4	VREF Gro  B4A_NO
Named: * Node Name  out hex4[4]  out hex4[3]  out hex4[2]  out hex4[1]  out hex4[0]  out hex5[6]  out hex5[6]  out hex5[4]  out hex5[4]  out hex5[1]  out hex5[2]  out hex5[1]  out hex5[0]  out hex5[0]	Direction Output	Location PIN_AG23 PIN_AE23 PIN_AE22 PIN_AG22 PIN_AD21 PIN_AB21 PIN_AF19 PIN_AF19 PIN_AF20 PIN_AF20 PIN_AG21 PIN_AG21 PIN_AG21 PIN_AG21 PIN_AG21 PIN_AG21 PIN_AG21 PIN_AG21	I/O Bank  4A  4A  4A  4A  4A  4A  4A  4A  4A  4	VREF Gro  B4A_NO
Named: * Node Name  out hex4[4]  out hex4[3]  out hex4[2]  out hex4[1]  out hex5[6]  out hex5[6]  out hex5[4]  out hex5[4]  out hex5[4]  out hex5[1]  out hex5[1]  out hex5[0]  out hex5[0]  out hex5[0]	Direction Output	Location  PIN_AG23  PIN_AE23  PIN_AE22  PIN_AG22  PIN_AD21  PIN_AB21  PIN_AF19  PIN_AF19  PIN_AG20  PIN_AG20  PIN_AG21  PIN_AG21  PIN_AG21  PIN_AG21  PIN_AG21  PIN_AG21  PIN_AG21  PIN_AG21  PIN_AG21  PIN_AG21	I/O Bank  4A  4A  4A  4A  4A  4A  4A  4A  4A  4	VREF Gro  B4A_NO  B4A_NO
Named: * Node Name  out hex4[4]  out hex4[3]  out hex4[2]  out hex4[1]  out hex4[0]  out hex5[6]  out hex5[6]  out hex5[4]  out hex5[4]  out hex5[1]  out hex5[2]  out hex5[1]  out hex5[0]  out hex5[0]	Direction Output	Location PIN_AG23 PIN_AE23 PIN_AE22 PIN_AG22 PIN_AD21 PIN_AB21 PIN_AF19 PIN_AF19 PIN_AF20 PIN_AF20 PIN_AG21 PIN_AG21 PIN_AG21 PIN_AG21 PIN_AG21 PIN_AG21 PIN_AG21 PIN_AG21	I/O Bank  4A  4A  4A  4A  4A  4A  4A  4A  4A  4	VREF Gro  B4A_NO

实验结果: 设置时间和闹钟:







## 设定的闹钟时间到, led 亮:



秒表:





## 五、 实验中遇到的问题及解决办法

- 1、一开始计数器到 98 就停止,重新开始计数时也直接从 1 开始,后来发现是因为自己不细心,在判断 count>98 的 if 语句中,也对 count 加了 1,导致 count>98 以后,每次都是加 2。
- 2、感觉自己电子时钟的设计思路不是很好,也有很多冗余的代码…

## 六、 启示

写的时候一定要想好了再写,不然边想边写的话很容易混乱…

## 七、 意见与建议

虽然之前我并没有上过数字电路这门课,但是实验手册前面的讲解非常的清楚, 由浅入深,帮助我学习和完成了这次实验。设计电子时钟挺好玩的!