Extending Memory Space with Block RAM

Introduction

The Zynq device supports different types of memory including volatile (e.g. DDR3) and non-volatile (e.g. QSPI Flash). There are volatile and non-volatile hard memory controllers on the Zynq PS. The PL portion of the Zynq device has plenty of Block RAM (BRAM) which can be used by an IP without contending for external resources and creating performance bottleneck. This lab guides you through the process of extending the memory space in Zynq-based platform using available PL based BRAM resource.

Objectives

After completing this lab, you will be able to:

- Add BRAM and connect it to the processing system's AXI master port
- Execute the software application having data section in the BRAM

Procedure

This lab is separated into steps that consist of general overview statements that provide information on the detailed instructions that follow. Follow these detailed instructions to progress through the lab.

Design Description

In this lab, you will add an AXI BRAM memory controller and associated 64 Kb BRAM memory to the system you created in the first lab. The following block diagram represents the completed design (**Figure 1**).





Figure 1. Completed Design

General Flow for this Lab



In the instructions below;

{ sources} refers to: C:\Xilinx_trn\Zynq_adv\lab_sources

{ labs } refers to : C:\Xilinx_trn\Zynq_adv

Open the Project

Step 1

- 1-1. Open the Vivado program. Open the *lab1* project you created earlier, and save the project as *lab3*.
- **1-1-1.** Start Vivado if necessary and open the lab1 project (lab1.xpr) you created earlier using the **Open Project** link in the Getting Started page.
- 1-1-2. Select File > Project > Save As ... to open the Save Project As dialog box.
- 1-1-3. Enter lab3 as the project name.
- 1-1-4. Make sure that the project directory path is **C:/Xilinx_trn/Zynq_adv**.
- 1-1-5. Make sure that the *Create Project Subdirectory* option is checked.
- 1-1-6. Click OK.

This will create the *lab3* directory and save the project and associated directory with lab3 name.

Configure the Processor to Enable M_AXI_GP1

Step 2

- 2-1. Open the Block Design and enable the M_AXI_GP1 interface.
- 2-1-1. Click Open Block Design in the Flow Navigator pane
- **2-1-2.** Double-click on the *Zynq processing system* instance to open its configuration form.
- 2-1-3. Select *PS-PL Configuration* in the Page Navigator window in the left pane.
- 2-1-4. Expand AXI Non Secure Enablement>GP Master AXI Interface, and click on the check-box of the M AXI GP1 Interface to enable it.
- **2-1-5.** Select *Clock Configuration* in the Page Navigator window in the left pane, expand *PL Fabric Clocks* on the right, and click on the check-box of the **FCLK CLK1** to enable it.
- 2-1-6. Enter the Requested Frequency for the FCLK_CLK1 as 140.00000 MHz.
- **2-1-7.** Click **OK** to accept the settings and close the configuration form.




Figure 2. M_AXI_GP1 interface enabled

Extend with BRAM

Step 3

- 3-1. Add an AXI BRAM Controller instance with BRAM.
- 3-1-1. Click the + button and search for **BRAM** in the catalog.
- **3-1-2.** Double-click the **AXI BRAM Controller** to add an instance to the design.
- 3-1-3. Click on Run Connection Automation, and select axi_bram_ctrl_0
- **3-1-4.** Click on **BRAM_PORTA** and **BRAM_PORTB** check boxes to select ones.
- 3-1-5. Click on **S_AXI** check boxes to select ones
- 3-1-6. In S_AXI check box options change the Master option to /processing_system7_0/M_AXI_GP1
- 3-1-7. In **S_AXI** check box options change the

Clock source for driving interconnect IP,

Clock source for Master interface,

Clock source for Salve interface

to /processing_system7_0/FCLK_CLK1 (140 MHz) as they all run in the same clock domain




Figure 3. Connecting AXI BRAM Controller to M_AXI_GP1 to run at faster clock speed

3-1-8. Click OK.

- 3-1-9. Click on redraw button C.
- **3-1-10.** You will have block diagram highlighted on the following figure.




Figure 4. Clocking network connections

Notice that an instance of AXI SmartConnect and Processor System Reset are added, and the M_AXI_GP1_ ACLK is connected to FCLK_CLK1.

- 3-1-11. Double-click on the axi bram ctrl 0 instance to open the configuration form.
- 3-1-12. Set the Data Width to 64.



Figure 5. Setting the BRAM controller data width to 64

- 3-1-13. Click OK.
- 3-2. Using the Address Editor tab, set the BRAM controller size to 64KB. Validate the design.
- 3-2-1. Select the Address Editor tab and notice that the BRAM controller memory space is 8K.
- 3-2-2. Click in the Range column of the axi_bram_ctrl_0 instance and set the size as 64K.




Figure 6. AXI BRAM space assignment

Notice that the address range changed to 0x80000000-0x8000FFFF. This is in the M_GP1 addressing space.

Generate the Bitstream

Step 4

- **4-1-1.** Click on the **Generate Bitstream** to run the synthesis, implementation, and bit generation processes.
- **4-1-2.** Click **Save** if prompted to save the project, and **Yes** to run the processes. Click **OK** to launch the runs
- **4-1-3.** When the bitstream generation process has completed successfully, click **Cancel**.

Generate Applications in the SDK

Step 5

- 5-1. Export the implemented design, and start SDK
- 5-1-1. Export the hardware configuration by clicking File > Export > Export Hardware...
- 5-1-2. Click the box to *Include Bitstream* and click **OK** (Click Yes if prompted to overwrite the previous module)
- 5-1-3. Launch SDK by clicking File > Launch SDK and click OK
- **5-1-4.** Right-click on the **lab1** and **standalone_bsp_0** and **system_wrapper_hw_platfrom_0** projects in the Project Explorer view and select close project.
- 5-2. Create a hello_world application project using the standard template.
- 5-2-1. Select File > New > Application Project.
- **5-2-2.** In the *Project Name* field, enter **hello_world** as the project name.
- 5-2-3. Use the default settings to create a new BSP and click **Next**.
- 5-2-4. Select the **Hello World** template and click **Finish**.

The **hello_world** and **hello_world_bsp** projects will be created in the Project Explorer window of SDK

- 5-3. Create an empty application project, named lab3, and import the provided lab3.c file.
- 5-3-1. Select File > New > Application Project.
- **5-3-2.** In the *Project Name* field, enter **lab3** as the project name.
- 5-3-3. Use the default settings to create a new BSP and click **Next**.
- 5-3-4. Select the **Empty Application** template and click **Finish**.

The **lab3** and **lab3_bsp** projects will be created in the Project Explorer window of SDK.

- 5-3-5. Select **lab3** > **src** directory in the project view, right-click, and select **Import**.
- 5-3-6. Expand the **General** category and double-click on **File System**.
- 5-3-7. Browse to C:\Xilinx_trn\Zynq_adv\lab_sources\lab3 folder.
- 5-3-8. Select lab3.c and click Finish.

A snippet of the source code is shown in the following figure. It shows that we write a pattern to the LED port, execute a software delay loop, and repeat for sixteen times and end the process.

```
1 #include "xparameters.h"
2 #include "xgpio.h"
4⊖ int main (void)
5 {
       XGpio led;
       int j=0;
8
       int i;
9
10
       xil_printf("-- Start of the Program --\r\n");
11
12
       XGpio_Initialize(&led, XPAR_LEDS_DEVICE_ID);
13
14
       for(j=0; j<16; j++) {</pre>
15
           XGpio_DiscreteWrite(&led, 1, j);
16
           for (i=0; i<999999; i++);</pre>
17
18
19
       xil_printf("End of the program\r\n");
20
21 }
```

Figure 7. Source Code

Test in Hardware Step 6

6-1. Connect and power up the board. Establish the serial communication using the SDK Terminal tab. Program the FPGA. Run the hello_world.elf application.

- **6-1-1.** Connect and power up the board.
- 6-1-2. In SDK, select Xilinx > Program FPGA and click the Program button to program the FPGA.
- 6-1-3. Select the **Terminal** tab. If it is not visible then select Window > Show view > Terminal.
- 6-1-4. Click on to initiate the serial connection and select the appropriate COM port (depending on your computer). Configure it with 115200 baud rate.
- **6-1-5.** Select **hello_world** in *Project Explorer*, right-click and select **Run As > Launch on Hardware** to download the application, execute ps7_init, and execute hello_world.elf

You should see "Hello World" displayed in the Terminal window.

- 6-2. Modify the linker script to use the BRAM for the Heap and Data section and run it.
- **6-2-1.** Select the **hello_world** application in the *Project Explorer* view.
- **6-2-2.** Right-click and select **Generate Linker Script**.
- **6-2-3.** Change the *code* and *Data* sections to **ps7_ddr_0** and the *Heap and Stack* segment memory to **axi_bram_ctrl_0_Mem0.**




Figure 8. Assigning Data Segments to AXI BRAM

- **6-2-4.** Click the **Generate** button.
- **6-2-5.** Click the **Yes** button to overwrite.
- **6-2-6.** Select the **hello_world** application, right-click, and run it. Click **OK** to relaunch.

You should see "Hello World" displayed in the Terminal window again, this time the data section is running from BRAM.

- 6-3. Run the lab3 application.
- 6-3-1. Select the lab3 project in *Project Explorer*, right-click and select Run As > Launch on Hardware (System Debugger). Click Yes to terminate the previous run.

The application (lab3.elf) will be downloaded into the target device, execute ps7_init, and execute.

- **6-3-2.** You should see the on-board LEDs changing patterns at roughly a one second delay rate.
- 6-4. Modify the linker scipt to use the BRAM for the Heap and Stack segments and execute.
- **6-4-1.** Select the **lab3** application in the *Project Explorer* view.
- **6-4-2.** Right-click and select **Generate Linker Script**.
- **6-4-3.** Change the *code* and *Data* sections to **ps7_ddr_0** and the *Heap and Stack* segment memory to **axi_bram_ctrl_0_Mem0**.
- 6-4-4. Click the **Generate** button.
- **6-4-5.** Click the **Yes** button to overwrite.
- 6-4-6. Select the lab3 project in *Project Explorer*, right-click and select Run As > Launch on Hardware (System Debugger).

Click Yes to terminate the exisiting run.

- **6-4-7.** You should see the on-board LEDs changing patterns very slowly (about 15 seconds).
- **6-4-8.** Change the loop limit from *99999999* to **99999999**. Save changes so the program recompiles.
- 6-4-9. Select the lab3 project in *Project Explorer*, right-click and select Run As > Launch on Hardware (System Debugger).

Click Yes to terminate the exisiting run.

- **6-4-10.** You should see the on-board LEDs changing patterns relatively faster (about 3 seconds).
- **6-4-11.** Close the SDK program by selecting **File > Exit**.
- **6-4-12.** Close the Vivado program by selecting **File > Exit.**
- **6-4-13.** Turn OFF the power on the board.

Conclusion

This lab led you through adding BRAM memory in the PL section thereby extending the total memory space available to the PS. You have verified the functionality by creating an application, targeting the stack and heap sections to the added BRAM, and executing the application.