




LAYER 3

BOARD CHARACTERISTICS

Copper layer count:	4	Board thickness:	1.5820 mm
Board overall dimensions:	68.5800 mm x 53.3400 mm		
Min track/spacing:	0.1300 mm / 0.1295 mm	Min hole diameter:	0.2500 mm
Copper finish:	ENIG	Impedance control:	No
Castellated pads:	No	Press-fit pads:	No
Plated board edge:	No	Edge card connectors:	No

Fabricator : www.pcbway.com
Layer Stack-up : <https://www.pcbway.com/multi-layer-laminated-structure.html>

Layer Name	Type	Material	Thickness	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top silk screen	Not specified	Not specified	White	1	0
F.Paste	Top solder paste		Not specified		1	0
F.Mask	Top solder mask	Not specified	0.01 mm	Blue	3.3	0
F.Cu	Copper		0.035 mm		1	0
Dielectric 1	Prepreg	FR4	0.196 mm	Not specified	4.74	0.02
In1.Cu	Copper		0.035 mm		1	0
Dielectric 2	Core	FR4	1.03 mm	Not specified	4.6	0.02
In2.Cu	Copper		0.035 mm		1	0
Dielectric 3	Prepreg	FR4	0.196 mm	Not specified	4.74	0.02
B.Cu	Copper		0.035 mm		1	0
B.Mask	Bottom solder mask	Not specified	0.01 mm	Blue	3.3	0
B.Paste	Bottom solder paste		Not specified		1	0
B.Silkscreen	Bottom silk screen	Not specified	Not specified	White	1	0

University of Toronto, Dept. of Physics E.S.S.

Sheet:
File: phyduino_pico.kicad_pcb

Title: **Phyduino Pico**

Size: A Date: 2025-01-15
KiCad E.D.A. 10.0.3

Rev: E
Id: 1/1