



Intel FPGA VIP webinar series

Session 3

Develop a custom VIP component

Francisco Perez

Intel FPGA Field Applications Engineer

v.1 – November 2020



Video processing on FPGAs made easy

Content available in the GitHub repo:

https://github.com/perezfra/VIP_webinars_Intel_FPGA

Objectives

- What resources are available to develop Video Processing solutions?
- From the basics: step through an incremental series of example designs
- End2End flow demonstration: hardware architecture design, software development & debug
- Sessions will be recorded. Exercise manuals and project files will be available for on-demand consumption

Webinar Series

Soft start -> Increasing Complexity


1. Building a video processing pipeline (Oct, 14th and 21st)
 - 1.1- DisplayPort loopback example design implementation
 - 1.2- Building our first video pipeline using VIP suite cores
 - 1.3- Complete End2End VIP pipeline
2. Strategies to debug a VIP pipeline (Nov, 4th)
 - Overview of system level considerations and key video concepts
 - Overview of Avalon-ST Video protocol
 - Bring up your pipeline using System Console
3. **Integrate a simple custom component (Nov, 19th)**
 - How to add your “secret sauce” to the application
 - Step flow on how to develop a custom component compliant with VIP
4. Adding On Screen Display overlay (Dec, 16th)
 - Use a lightweight graphic library with Nios
 - Add text and graphic content overlay on top of your live video

https://github.com/perezfra/VIP_webinars_Intel_FPGA

Building a Video Processing Pipeline

Previous sessions


1. Build a video pipeline using VIP cores (cropping, scaling and mixing with a background) and debug



Building a Video Processing Pipeline

Session 3 – Nov, 19th

1. Build a video pipeline using VIP cores (cropping, scaling and mixing with a background) and debug
2. Develop and integrate a custom module to perform RGB to Grayscale conversion




Session 3 – Create custom VIP modules

RGB2Gray converter

Video and Image Processing Suite

- Collection of 20+ IP functions with support for all Intel FPGAs
- Covers most of the basic infrastructure of a typical video pipeline
- How you can differentiate, or add your own blocks for your application?
 - Develop a custom component



<https://www.intel.com/content/www/us/en/programmable/products/intellectual-property/ip/dsp/m-alt-vipsuite.html>

RGB2Gray converter

- In this design we adding to the `vip_pipeline.qsys` subsystem, a newly created block called **RGB2Gray**. This will be a custom module we are developing to convert our colour video to a monochrome grayscale version.
- To perform this conversion we use the **Weighted** or **Luminosity** method



Original image



Monochrome image

$$\text{Gray} = ((0.3 * R) + (0.59 * G) + (0.11 * B))$$


Session 3 – Create custom VIP modules

Recap Avalon-ST video protocol

Avalon-ST Video - Recap

Introduction

- In the previous session we covered, in details, the Avalon-ST Video protocol: which is the transport method used to flow information between the VIP Suite cores.
- Flow control is handled by the `ready` and `valid` signals. The downstream core can apply backpressure and stalls the pipeline.
- Can be configured to support many different resolutions and pixel formats



Avalon-ST Video - Recap

Avalon-ST Video Packet Type Identifiers


Type Identifier D0[3:0]	Description
0x0 (0)	Video data packet
0x1-0x8 (1-8)	User data packet
0x9-0xC (9-12)	Reserved
0xD (13)	Clocked Video data ancillary user packet
0xE (14)	Reserved
0xF (15)	Control packet

The type of packet is determined by the lowest 4 bits of the first symbol transmitted.

Avalon-ST Video - Recap

Avalon-ST Video packet transmission

- A “ready latency” of 1 is used for Avalon streaming video.
- The receiving video sink drops its ready signal in cycle 3, to indicate that it is not ready to receive any data in cycles 4 or 5.
- As the ready signal returns high in cycle 5, the video source data in cycle 6 is safely registered by the sink



Avalon-ST Video - Recap

Operation

- Most Avalon-ST Video compliant VIP IP cores require an Avalon-ST control packet to be received before any video packets, so that line buffers and other sub-components can be configured.
- When a VIP IP core receives an Avalon-ST Video control packet, the IP core decodes the height, width, and interlacing information from that packet and interprets any following Avalon-ST Video packets as being video of that format until it receives another control packet.



Session 3 – Create custom VIP modules

Custom VIP HDL template

Custom VIP HDL template

Focus on your algorithm

- The template is a collection of files included in the ../custom_ip/hdl folder of the extracted archive file
- Decodes & generates control and video packets
- Handles the backpressure mechanism with ready/valid
- It's provided in clear text verilog files
- Allows you to focus on your “secret sauce”



alt_vip_common_
control_packet_
decoder.v



alt_vip_common_
control_packet_
encoder.v



alt_vip_common_
flow_control_
wrapper.v



alt_vip_common_
stream_input.v



alt_vip_common_
stream_output.v




user_algorithm_core.
v



user_algorithm_top.v

Custom VIP HDL template

User Algorithm top anatomy



Custom VIP HDL template

User Algorithm Core

- The `user_algorithm_core.v` file is divided into 3 main blocks:
 - Module ports to connect with the rest of template modules
 - Flow control processing
 - The block needed to connect the relevant flow control signals that allows the user algorithm block to operate according to Avalon-ST video protocol, being compliant with packet management and handling backpressure.
 - Data processing of user algorithm.
 - This is our target block and where we will add our stuff

User Algorithm Core

Module ports

- Control signals from Avalon-ST decoder and flow wrapper (sink)
- Control signals to Avalon-ST encoder and flow wrapper (source)

```
module user_algorithm_core

    #(parameter BITS_PER_SYMBOL = 8,
      parameter SYMBOLS_PER_BEAT = 3)

    (      input      clk,
      input      rst,

      // interface to VIP control packet decoder via VIP flow control wrapper
      input      stall_in,
      output     read,
      input      [BITS_PER_SYMBOL * SYMBOLS_PER_BEAT - 1:0] data_in,
      input      end_of_video,

      input      [15:0] width_in,
      input      [15:0] height_in,
      input      [3:0] interlaced_in,
      input      vip_ctrl_valid,

      // interface to VIP control packet encoder via VIP flow control wrapper
      input      stall_out,
      output     write,
      output     [BITS_PER_SYMBOL * SYMBOLS_PER_BEAT - 1:0] data_out,
      output     end_of_video_out,

      output reg [15:0] width_out,
      output reg [15:0] height_out,
      output reg [3:0] interlaced_out,
      input  reg vip_ctrl_busy,
      output reg vip_ctrl_send);
```

User Algorithm Core

Flow control processing

- Generate and register internal control flow signals

```

/*****
/* Start of flow control processing
*****/

// flow control access - algorithm dependent
assign read = ~stall_out; // try to read whenever data can be consumed (written out or buffered internally)
//assign read = ~stall_in | ~stall_out; // try to read whenever data can be consumed (written out or buffered internally)
assign write = ( output_valid | data_available); // write whenever output data valid

// only capture data if input valid (not stalled and reading)
assign input_valid = (read & ~stall_in);
assign data_int = (input_valid) ? {end_of_video, data_in} : data_int_reg;

// hold data if not writing or output stalled, otherwise assign internal data
assign data_out = (output_valid | data_available) ? output_data : data_out_reg[BITS_PER_SYMBOL * SYMBOLS_PER_BEAT - 1:0];
assign end_of_video_out = (output_valid | data_available) ? output_end_of_video : data_out_reg[BITS_PER_SYMBOL * SYMBOLS_PER_BEAT];

// register internal flow controlled signals
always @(posedge clk or posedge rst)
    if (rst) begin
        data_int_reg <= {(BITS_PER_SYMBOL * SYMBOLS_PER_BEAT + 1){1'b0}};
        data_out_reg <= {(BITS_PER_SYMBOL * SYMBOLS_PER_BEAT + 1){1'b0}};
        data_available <= 1'b0;
    end
    else begin
        data_int_reg <= data_int;
        data_out_reg[BITS_PER_SYMBOL * SYMBOLS_PER_BEAT - 1:0] <= data_out;
        data_out_reg[BITS_PER_SYMBOL * SYMBOLS_PER_BEAT] <= end_of_video_out;
        data_available <= stall_out & (output_valid | data_available);
    end

/*****
/* End of flow control processing
*****/

```

User Algorithm Core

Process the user algo

- User algorithm boundaries clearly defined
- Assign conversión weights
- Do the calculation and keep the MSBs of the result
- Replicate the gray value for all 3 color planes to generate monochrome representation

```
/* ***** */
/* Data processing of user algorithm starts here */
/* ***** */
/* ***** */
/* this example: RGB to greyscale conversion */
/* ***** */
// color constants
wire [7:0] red_factor;
wire [7:0] green_factor;
wire [7:0] blue_factor;
assign red_factor = 76; // 255 * 0.299
assign green_factor = 150; // 255 * 0.587;
assign blue_factor = 29; // 255 * 0.114;

// color components input data
wire [BITS_PER_SYMBOL - 1:0] red;
wire [BITS_PER_SYMBOL - 1:0] green;
wire [BITS_PER_SYMBOL - 1:0] blue;

// LSBs = blue, MSBs = red (new since 8.1)
assign blue = data_int[BITS_PER_SYMBOL - 1:0];
assign green = data_int[2*BITS_PER_SYMBOL - 1:BITS_PER_SYMBOL];
assign red = data_int[3*BITS_PER_SYMBOL - 1:2*BITS_PER_SYMBOL];

// calculate results
wire [BITS_PER_SYMBOL + 8 - 1:0] grey;
wire [BITS_PER_SYMBOL - 1:0] grey_result;

assign grey = (red_factor * red + green_factor * green + blue_factor * blue);
assign grey_result = grey[BITS_PER_SYMBOL+8 - 1:8];

// assign outputs
reg [BITS_PER_SYMBOL * SYMBOLS_PER_BEAT - 1:0] output_data; // algorithm output data
reg output_valid;
reg output_end_of_video;

always @(posedge clk or posedge rst)
  if (rst) begin
    output_data <= {(BITS_PER_SYMBOL * SYMBOLS_PER_BEAT - 1){1'b0}};
    output_valid <= 1'b0;
    output_end_of_video <= 1'b0;
  end else begin
    output_data <= input_valid ? {grey_result, grey_result, grey_result} : output_data;
    output_valid <= input_valid; // one clock cycle latency in this algorithm
    output_end_of_video <= input_valid ? data_int[BITS_PER_SYMBOL * SYMBOLS_PER_BEAT] : output_end_of_video;
  end

/* ***** */
/* End of user algorithm data processing */
/* ***** */
```

Gray = 0.3R + 0.59G + 0.11B

Capture input data
and Split individual
color planes

algo calculation and
MSB preservation

Replicate value for the 3 color planes


Session 3 – Create custom VIP modules

Using the component editor

Opening Component Editor

Create the user_algorithm_top_hw.tcl


- Open the Quartus project located at
`<extracted_folder>/quartus/c10_dp_demo.qpf`
- Open
`<extracted_folder>/rtl/core/vip_pipeline.qsys` in Platform Designer
- In the main toolbar select **File->New Component** to open the Component Editor GUI



Opening Component Editor

Create the `user_algorithm_top_hw.tcl`


- Component Editor allows the creation of new components only in the folder where the `*.qsys` file has been opened.
- In this case, we have opened the `<extracted_folder>/rtl/core/vip_pipeline.qsys` file, hence this is the root directory.
- Just click on **File->Save** to get the `new_component_hw.tcl` file generated and close the editor



Opening Component Editor

Create the `user_algorithm_top_hw.tcl`


- Copy the `new_component_hw.tcl` file from `<extracted_folder>/rtl/core/` to the target `<extracted_folder>/custom_ip` folder and rename as `user_algorithm_top_hw.tcl`
- You should end up in the following



Opening Component Editor

Add the IP search path


- Now we need to allow Platform Designer to look for specific paths to find new components.
- In the main toolbar of Platform Designer select **Tools->Options...**
- In the dialog box, click on the Add button under Quartus Project IP Search Path and select
`<extracted_folder>/custom_ip` to be included



Opening Component Editor

Edit the component


- After closing the editor, the Platform designer system gets refreshed and we can notice a **new_component** under the **IP Catalog Library**
- Right click on **new_component** to start editing



Opening Component Editor

Component properties


- First information to provide in the component editor are the generic properties
- Then we will supply the hdl files and configure the interfaces.



Opening Component Editor

Component hdl files


- Next go to the Files tab and click on Add File... under Synthesis Files
- In the dialog box select all the Verilog .v files in the custom_ip/hdl folder
- Make sure you select the user_algorithm_top.v file as Top-level file
- Click on Analyze HDL Files and select user_algorithm_top as Top-level Module



Opening Component Editor

Component signals and interfaces


- Avalon-ST video in and out interfaces have been wrongly assigned to an **Avalon MM Slave** interface.
- For interface type prefixes to allow automatic signal recognition, checkout the Intel Quartus Prime Edition User Guide: Platform Designer



Opening Component Editor

Component signals and interfaces

- Add the required interfaces and group the signals in the name pane.
- Associate the clock and reset interfaces to each Avalon-ST sink and source




Session 3 – Create custom VIP modules

Adding the custom component to the pipeline

Using the component

Adding it to the pipeline


- Find a new category under the IP Catalog->Library->Video IP Template, where we have available our **User Algorithm Example** component ready to use.
- Click on Add to open the parameters dialog box



Using the component



Adding it to the pipeline

- Make sure you select 8 bits per symbols and 3 symbols per beat, as this is the color depth and planes (RGB) we are using in our vip_pipeline subsystem.
- Notice that our custom component has an input Avalon-ST video interface to input data from the upstream module and another one to deliver downstream.



Using the component

Adding it to the pipeline



Using the component

Adding it to the pipeline


- Save `vip_pipeline.qsys` subsystem and open `dp_core.qsys` higher level
- Generate the Platform Designed `dp_core.qsys` System
- In quartus compile the design to generate the bitstream
- As we did in previous sessions, generate the software application for Nios II processor using the supplied source code files.
- For a comprehensive step guide checkout the `Develop_Custom_VIP_Component_lab.pdf` manual

Session 3 – Create custom VIP modules

Running the application

Running the application

- Connect a display port video source and a monitor to the kit
- Open the Quartus programmer and download .sof
- In eclipse, launch the application for the Nios CPU
- See how the live captured video is converted to gray scale and displayed on the monitor



LIVE DEMO



Video processing on FPGAs made easy

Content available in the GitHub repo:

https://github.com/perezfra/VIP_webinars_Intel_FPGA

Summary

- We have followed the steps to build our own proprietary component to implement RGB to grayscale conversion
- We used the provided hdl template which is facilitating the task to develop a fully VIP compliant component to be integrated in our pipeline
- The template handles all the video and control packets, as well as backpressure, allowing you to focus on your own secret sauce.