Report on Management and Analysis of Physics Dataset project DEGLI STUDI

Exam date: February 25, 2022

Peri Andrea andrea.peri.1@studenti.unipd.it

Choubabi Salah salaheldine.choubabi@studenti.unipd.it

Pedrazzi Matteo matteo.pedrazzi@studenti.unipd.it

Seyedeh Maryam seyedehmaryam.hashemitaklimi@studenti.unipd.it

Table of contents

- 1. Scope and objectives
- 2. UART module
 - 2.1 Receiver
 - 2.2 Transmitter
- 3. Overall look at the project
 - 3.1 Main register: parallel to parallel register
 - 3.2 Second register: two's complement register
 - 3.3 Third register: parallel-to-serial shift register
 - 3.4 Multiplexer 3-to-1
- 4. Constraint
- 5. Python script
- 6. Testing

1. Scope and objectives


We discuss here the results of the project developed, which consists in an implementation of three different registers used to accomplish different tasks. Each register takes in input a set of eight bit sent from a PC exploiting a python script. Data sent from the computer are firstly imported as an array of bits from the UART module, which is used in order to save incoming bits and put them in an array.

We implemented three different registers:

- The first one consists of a register parallel-to-parallel that allows us to record the data sent to us by the computer. This register also has a reset input that allows the register to be initialised with a predefined value. This register is directly connected to the receiver and this allows us to save the byte that was sent to us.
- The second one is a register which allows a shift of the byte supplied to it. This register is connected to the first register and through a variable, we can load the value of the first register into this one.
- The third register one is used to perform a 2's complement on the incoming byte. Like the shift register, this one is also connected to the first register, and it is up to the user to load the byte of the first register into this one using an input signal load

In addition to these three registers, we have also used a multiplexer, controlled by a control signal operated through the use of two switches. The latter allows two actions to be carried out:

- It allows the output value of a register to be observed on the LEDs.
- to select the byte in one of the three registers that we wish to transmit to the PC.



2. UART module

Communication between the PC and the FPGA is ensured through the use of the UART protocol. This protocol allows data in parallel to be converted into data in series and transferred via the USB cable. In our project, we have used two entities: a receiver which receives the data sent by the computer, and a transmitter which sends the data to the computer.

2.1 Receiver

The receiver consists in turn of two submodules: the first is the state machine used to import data from the PC: the results is the conversion of a sequence of bits in a parallel register. The second submodule is a sampler generator: generating an internal baudrate and shifting the signal of half of the baudrate period, it allows to read data in the best moment possible, which is at the half time of the signal coming from the input port.

We wrote some little modifications to the UART receiver state machine. Firstly, we use two control signals to regulate the reception phase: the receiver only starts saving data when the busy signal is 0, and when the eight-bit array is imported it emits a short pulse in the valid channel. This valid signal acts like a set for the buffer implemented, and it allows to set the busy channel to 1 until the transmitter has finished to transmit data.

We also added another state at the top of the state machine; this state does anything but allowing the valid pulse to stay high for two clock cycles, in order to guarantee a solid set option to the various registers

2.2 Transmitter

The transmitter also consists in two different submodules, which are a state machine which convert data from parallel to serial and sends them to the output port, and a baudrate generator, needed to synchronize the FPGA and the PC. Also, in this case we use two control signals, which are a valid signal needed to let the transmission start, and a busy signal which consists in a short pulse (two clock periods) activated when the transmitter finishes to send data and is used to let the receiver know that the input wire is free and to start the receiving process. Note that also here was added another state on the top of the state machine to delay the busy pulse.

3. Overall look at the project

In this section we will discuss in detail the implementation of the three different registers used. Let's firstly have a look at the entity created for the purpose:

Our top entity has many inputs and outputs that allow it to carry out a series of actions.

- -clk: corresponds to the clock signal of the entire entity
- -data_in: the data that is sent from the PC via the USB cable.
- -control: a two bit signal that allows you to select the register whose output you want to observe on the leds and the value of the register that you want to send to the PC.
 - -reset: a control bit that allows to initialise the value of the first register to "00000000".
- -load1: a signal that is activated through the use of a button and which allows the value of the first register to be loaded into the other two registers
- -shiftN: a control bit that allows a shift operation to be carried out on the byte present on the input of the shift register.
- -com2: a control bit that allows a mathematical 2's complement operation to be performed on the byte present at the input of the third register
- -Send_data: signal that allows the byte present in one of the three registers to be sent to the PC through the use of the UART transmitter.
 - -Data_out: output signal that corresponds to the data sent from the FPGA to the PC.
- -Data_led: a vector of 8 output bits connected to eight leds that allows to observe the value of one of the three registers.

3.1 Main register: parallel to parallel register

This register is a simple parallel-to-parallel register provided with a set signal which is again the valid out signal provided by the receiver.

```
34 \stackrel{.}{\ominus} entity registers is
35 | Port (
             clock : in std logic ;
37
             data_in : in std logic vector (7 downto 0);
             valid_data : in std logic;
38
            data_out_reg : out std logic vector ( 7 downto 0);
39
40
             reset2 : in std logic
41 !
42 end registers;
44 - architecture Behavioral of registers is
45
    begin
46
47 process_register : process(valid_data,reset2,clock) is
48 | begin
49 🗇
              if rising edge(clock) then
50 ⊖
               if valid data='l' then
51
                    data out reg<=data in;
52
               elsif reset2='1' then
53 :
                 data out reg <= "11111111";
54
55 🖨
                end if;
56 🖨
                end if;
57 end process;
58 @ end Behavioral;
```

The first and perhaps most important register is the classic parallel-to-parallel synchronous register. This register is directly connected to the UART receiver and is used to store data sent from the computer. In addition, this register has a synchronous reset that allows the value of the register to be initialised to a predefined value.

3.2 Second register: two's complement register

```
entity comregi is
 Port (
       clock : in std logic;
       load : in std logic;
        data_in : in std logic vector (7 downto 0);
        data_out_com : out std logic vector ( 7 downto 0);
        op : in std logic
        );
end comregi;
architecture Behavioral of comregi is
--signal data : std logic_vector (7 downto 0);
begin
process_register : process(clock,op,load) is
if rising edge(clock) then
          if load='1' then
           data out com <= data in ;
           elsif op='1' then
               data_out_com <= std logic vector(unsigned(not(data_in))+1);</pre>
       end if;
    end if;
end process;
end Behavioral;
```

The second register that is used in our entity is a register that allows a two-way complement to be made on the data contained in the register. The input of this register is linked to the first register. Thanks to the use of the input load, we can load the value of the main register into this register. The input op, on the other hand, allows us to perform a two-tuple operation on the bytes we have in the input of the register.

3.3 Third register: parallel-to-serial shift register

The last register implemented consists in a parallel-to-parallel shift register:

```
33 - entity shift_reg is
    Port (
35
            clock : in std logic ;
36
             load : in std logic;
37
             data in : in std logic vector (7 downto 0);
38
             data_out_shift : out std logic vector ( 7 downto 0);
39
              shift : in std logic
40
             );
41 \(\hat{\text{-}}\) end shift_reg;
42
43 architecture Behavioral of shift reg is
44
45 begin
47 process_register : process(shift,load,clock)
49 begin
50
51 🖯
           if rising edge(clock) then
52 🖨
           if load='l' then
53
                 data out shift <= data in;
54
55 !
           elsif shift ='l' then
56
57
                         data out shift(0)<='0';
58
                        data out shift(1) <= data in(0);
59
                       data out shift(2) <= data in(1);
60
                        data out shift(3) <= data in(2);
61
                        data out shift(4) <= data in(3);
62
                         data out shift(5) <= data in(4);
63
                        data out shift(6) <= data in(5);
                        data out shift(7) <= data in(6);
64
65 (-)
                end if:
66 (
                 end if;
67 :
68 end process;
69 :
70 @ end Behavioral;
```

The shift_register is a synchronous register with an entry corresponding to the byte to be placed in the register and two control signals. The first, load, allows the value of the first register to be copied into this one. Shift, on the other hand, is a signal that is activated and allows a shift operation to be carried out on the input byte of this register. This register therefore allows a one-bit shift to be performed on the byte sent by the PC.

3.4 Multiplexer 3-to-1

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity mulx is
  Port (
          : in std logic vector(7 downto 0);
        B : in std logic vector(7 downto 0);
        C : in std logic vector(7 downto 0);
        controll : in std logic vector(1 downto 0);
        data out mul : out std logic vector (7 downto 0)
end mulx:
architecture Behavioral of mulx is
begin
    data out mul <= A when controll="01" else
                B when controll="10" else
                C when controll="11" else
                "00000000" when control1="00";
end Behavioral;
```

As explained above, it is up to the user to choose which register he wishes to observe on the LEDs or to select the value of the register which he wishes to send to the PC. To achieve this, we use a multiplexer which allows one of the 3 registers to be selected by means of a signal called control. This signal, consisting of two bits, is used to select the output of the multiplexer, which is connected to the data led output and the input of the UART transmitter.

4. Constraint

We have used leds, switches and buttons for the constraints of our entity.

The buttons are used to control the signals used to load the values of the registers, the signals used to perform the shift and 2-complement operations and finally the signal used to send the value of one of the registers to the PC.

The first two switches correspond to the control signal of our entity, which allows the multiplexer to be controlled. The third switch is used to reset the main register.

The LEDs, on the other hand, allow us to observe in real time the value of one of the three registers present in our entity

Finally, we have the FPGA's USB-UART interfaces, which are connected to the input and output of our unit and which allow us to receive and send data. Finally, we have the FPGA's USB-UART interfaces, which are connected to the input and output of our unit and which allow us to receive and send data.

5. Python script

In order to enable communication between the FPGA and the computer, we have used a USB cable, which not only serves to power the FPGA, but also to receive and send data. A Python script was used to implement this communication.

```
8    import serial
9    ser = serial.Serial('COM6',115200)
10    ser.write(b'a')
11    print(ser.read(1))
12    ser.close()
13
```

First of all, we open a serial communication with port COM6, which corresponds to the USB output, defining at the same time the bauderate, which must be the same as that used in the FPGA. Then we send a character with the write() function to the FPGA and wait until we receive something back from the FPGA (with the read() function) and then close the communication.

It is important to understand the format of the data we send with the write function. In the example above we send the string b'a' where b stands for binary. This means that the FPGA receives a byte that corresponds to the ASCII character of the letter 'a', i.e. hex 61 =>01100001.

6. Testing

```
import serial
ser = serial.Serial('COM6',115200)
ser.write(b'a')
print(ser.read(1))
ser.close()
```

We send to the FPGA the character 'a' which corresponds to the byte "01100001". Now let's look at the byte that is sent back to us by the FPGA according to the value of the register we select

```
In [1]: runfile('C:/Users/Choub/.spyder-py3/temp.py', wdir='C:/Users/Choub/.spyder-py3')
b'a'
```

If we look at the first register, the byte sent to us by the FPGA is 'a' which corresponds to the character we sent it

```
In [2]: runfile('C:/Users/Choub/.spyder-py3/temp.py', wdir='C:/Users/Choub/.spyder-py3')
b'\xc2'
```

If we observe the shift register, the byte that is returned to us is C2 = "11000010" which corresponds to a shift of one bit towards the left of the byte "01100001".

```
In [3]: runfile('C:/Users/Choub/.spyder-py3/temp.py', wdir='C:/Users/Choub/.spyder-py3')
b'\x9f'
```

Finally, if we observe the 2's complement register, we obtain the value 9f = "10011111", the latter corresponds to not (01100001) + 1.