```
Problem 1: [10 points]
Filename: hw0.sim
  1 Chronologic VCS simulator copyright 1991-2022
  2 Contains Synopsys proprietary information.
3 Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64; Aug 30 ...
Line length of 87 (max is 80)
  4 state: SLEEP alarm: 0 good: 0 happy: 0 fun_n 1
  5 state: SLEEP alarm: 1 good: 0 happy: 0 fun_n 1
  6 state: STUDY alarm: 0 good: 0 happy: 1 fun_n 1
 7 state: STUDY alarm: 0 good: 0 happy: 0 fun_n 0 8 state: PLAY alarm: 0 good: 0 happy: 1 fun_n 0 9 state: STUDY alarm: 1 good: 0 happy: 0 fun_n 0 10 state: PLAY alarm: 1 good: 0 happy: 1 fun_n 0 11 $finish called from file "hw0.sv", line 90.
 12 $finish at simulation time
 13
                    VCS Simulation Report
 14 Time: 19
 15 CPU Time:
                     0.690 seconds; Data structure size:
                                                                                   0.0Mb
 16 Wed Aug 30 11:14:55 2023
```

```
Problem 1: [10 points]
Filename: hw0.sv
```

```
1 //not a complete test bench since we didn't test every possible input
 2 //combination at every state(ie not exhuastiely tested)
    default_nettype none
 4
 5
  module FSM
     (input logic alarm, good, clock, reset,
 6
 7
      output logic happy, fun_n);
 8
 9
     enum logic [1:0] {SLEEP = 2'b00, STUDY = 2'b01, PLAY = 2'b10}state,nextState;
10
11
     //next state logic
     always_comb begin case (state)
12
13
          SLEEP: begin
14
15
            nextState = alarm ? STUDY : SLEEP;
16
          end
          STUDY: begin
17
            if (alarm) begin
18
19
              nextState = PLAY;
            end else if (good) begin
nextState = PLAY;
20
21
            end else begin
22
23
              nextState = STUDY;
24
            end
25
          end
26
          PLAY: begin
            nextState = STUDY;
27
28
          end
29
       endcase
30
     end
31
32
     //output logic
     always_comb begin
33
34
       fun_n = 1'b1;
35
       happy = 1'b0;
36
       case (state)
37
         SLEEP: begin
38
          end
          STUDY: begin
39
40
            if (alarm) begin
            fun_n = 1'b0;
end else if (good) begin
41
42
              fun_n = 1'b\bar{0};
43
44
            end else begin
45
              happy = 1'b1;
46
            end
47
          end
          PLAY: begin
48
            fun_n = 1'b0;
49
            happy = 1'b1;
50
51
          end
52
       endcase
53
54
     always_ff @(posedge clock, posedge reset) begin
55
       if (reset) begin
56
57
         state <= SLĒEP;
58
       end else begin
59
          state <= nextState;</pre>
60
       end
61
     end
62 endmodule: FSM
63
64 module testBench();
65
     logic clock, reset, alarm, good, happy, fun_n;
66
67
     FSM fsm(.*);
68
     initial begin
69
       clock = 1'b0;
70
```

Filename: hw0.sv Page #: 2

```
forever #(5) clock = ~clock;
72
73
74
      initial begin
75
        reset <= 1'b0;
        #(1) reset <= 1'b1;
76
77
               alarm <= 1'b0;
78
               good <= 1'b0;
79
        $monitor("state: %s alarm: %d good: %d happy: %d fun_n %d", fsm.state,
        alarm, good, happy, fun_n);
@(posedge clock);
reset <= 1'b0;
@(posedge clock); //self loop</pre>
80
81
82
83
        @(posedge clock);
84
        alarm <= 1'b1; //go to Study
@(posedge clock);</pre>
85
        alarm <= 1'b0; //self loop
@(posedge clock);
87
88
89
        good <= 1'b1; //go to play on right
        @(posedge clock);
//back to Study, resetting good to 0 unnecessary just for clarity
good <= 1'b0;
90
91
92
        @(posedge clock);
93
        alarm <= 1'b1; //back to Play on left path
94
        @(posedge clock);
95
96
        @(posedge clock) $finish;
97
98 endmodule: testBench
```