

Problem 1: [10 points]
Filename: hw0.sim

```
1 Chronologic VCS simulator copyright 1991-2022
2 Contains Synopsys proprietary information.
3 Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64; Aug 30 ...
Line length of 87 (max is 80)
4 state: SLEEP alarm: 0 good: 0 happy: 0 fun_n 1
5 state: SLEEP alarm: 1 good: 0 happy: 0 fun_n 1
6 state: STUDY alarm: 0 good: 0 happy: 1 fun_n 1
7 state: STUDY alarm: 0 good: 1 happy: 0 fun_n 0
8 state: PLAY alarm: 0 good: 0 happy: 1 fun_n 0
9 state: STUDY alarm: 1 good: 0 happy: 0 fun_n 0
10 state: PLAY alarm: 1 good: 0 happy: 1 fun_n 0
11 $finish called from file "hw0.sv", line 90.
12 $finish at simulation time 19
13 V C S S i m u l a t i o n R e p o r t
14 Time: 19
15 CPU Time: 0.690 seconds; Data structure size: 0.0Mb
16 Wed Aug 30 11:14:55 2023
```

Problem 1: [10 points]
Filename: hw0.sv

```
1 //not a complete test bench since we didn't test every possible input
2 //combination at every state(ie not exhaustiely tested)
3 `default_nettype none
4
5 module FSM
6   (input  logic alarm, good, clock, reset,
7    output logic happy, fun_n);
8
9   enum logic [1:0] {SLEEP = 2'b00, STUDY = 2'b01, PLAY = 2'b10}state,nextState;
10
11   //next state logic
12   always_comb begin
13     case (state)
14       SLEEP: begin
15         nextState = alarm ? STUDY : SLEEP;
16       end
17       STUDY: begin
18         if (alarm) begin
19           nextState = PLAY;
20         end else if (good) begin
21           nextState = PLAY;
22         end else begin
23           nextState = STUDY;
24         end
25       end
26       PLAY: begin
27         nextState = STUDY;
28       end
29     endcase
30   end
31
32   //output logic
33   always_comb begin
34     fun_n = 1'b1;
35     happy = 1'b0;
36     case (state)
37       SLEEP: begin
38       end
39       STUDY: begin
40         if (alarm) begin
41           fun_n = 1'b0;
42         end else if (good) begin
43           fun_n = 1'b0;
44         end else begin
45           happy = 1'b1;
46         end
47       end
48       PLAY: begin
49         fun_n = 1'b0;
50         happy = 1'b1;
51       end
52     endcase
53   end
54
55   always_ff @(posedge clock, posedge reset) begin
56     if (reset) begin
57       state <= SLEEP;
58     end else begin
59       state <= nextState;
60     end
61   end
62 endmodule: FSM
63
64 module testBench();
65   logic clock, reset, alarm, good, happy, fun_n;
66
67   FSM fsm(.*);
68
69   initial begin
70     clock = 1'b0;
```

```
71     forever #(5) clock = ~clock;
72 end
73
74 initial begin
75     reset <= 1'b0;
76     #(1) reset <= 1'b1;
77     alarm <= 1'b0;
78     good <= 1'b0;
79     $monitor("state: %s alarm: %d good: %d happy: %d fun_n %d", fsm.state,
80             alarm, good, happy, fun_n);
81     @(posedge clock);
82     reset <= 1'b0;
83     @(posedge clock); //self loop
84     @(posedge clock);
85     alarm <= 1'b1; //go to Study
86     @(posedge clock);
87     alarm <= 1'b0; //self loop
88     @(posedge clock);
89     good <= 1'b1; //go to play on right
90     @(posedge clock);
91     //back to Study, resetting good to 0 unnecessary just for clarity
92     good <= 1'b0;
93     @(posedge clock);
94     alarm <= 1'b1; //back to Play on left path
95     @(posedge clock);
96     @(posedge clock) $finish;
97 end
98 endmodule: testBench
```