

Memory Consistency Models

Adam Wierman Daniel Neill

Adve, Pai, and Ranganathan. *Recent advances in memory consistency models for hardware shared-memory systems*, 1999.

Gniady, Falsafi, and Vijaykumar. *Is SC+ILP=RC?*, 1999.

Hill. *Multiprocessors should support simple memory consistency models*, 1998.

Memory consistency models

- The memory consistency model of a shared-memory system determines the order in which memory operations will appear to execute to the programmer.
 - Processor 1 writes to some memory location...
 - Processor 2 reads from that location...
 - Do I get the result I expect?
- Different models make different guarantees; the processor can reorder/overlap memory operations as long as the guarantees are upheld.

**Tradeoff between programmability
and performance!**

Code example 1

initially Data1 = Data2 = Flag = 0

P1

```
Data1 = 64  
Data2 = 55  
Flag = 1
```

P2

```
while (Flag != 1) {;  
  register1 = Data1  
  register2 = Data2
```



**What should
happen?**

Code example 1

initially Data1 = Data2 = Flag = 0

P1

```
Data1 = 64  
Data2 = 55  
Flag = 1
```

P2

```
while (Flag != 1) {;  
  register1 = Data1  
  register2 = Data2
```



What could go wrong?

Three models of memory consistency

- **Sequential Consistency (SC):**
 - Memory operations *appear* to execute one at a time, in some sequential order.
 - The operations of each individual processor *appear* to execute in program order.
- **Processor Consistency (PC):**
 - Allows reads following a write to execute out of program order (if they're not reading/writing the *same* address!)
 - Writes may not be immediately visible to other processors, but become visible in program order.
- **Release Consistency (RC):**
 - All reads and writes (to *different* addresses!) are allowed to operate out of program order.

Code example 1

initially Data1 = Data2 = Flag = 0

P1

```
Data1 = 64  
Data2 = 55  
Flag = 1
```

P2

```
while (Flag != 1) {;  
  register1 = Data1  
  register2 = Data2
```

Does it work under:

- SC (no relaxation)?
- PC (Write→Read relaxation)?
- RC (all relaxations)?

Code example 2

initially $\text{Flag1} = \text{Flag2} = 0$


P1

Flag1 = 1
register1 = Flag2
if (register1 == 0)
critical section

P2

Flag2 = 1
register2 = Flag1
if (register2 == 0)
critical section

**What should
happen?**



Code example 2

initially $\text{Flag1} = \text{Flag2} = 0$


P1

Flag1 = 1
register1 = Flag2
if (register1 == 0)
critical section

P2

Flag2 = 1
register2 = Flag1
if (register2 == 0)
critical section

**What could go
wrong?**



Code example 2

initially Flag1 = Flag2 = 0

P1

Flag1 = 1
register1 = Flag2
if (register1 == 0)
critical section

P2

Flag2 = 1
register2 = Flag1
if (register2 == 0)
critical section

Does it work under:

- SC (no relaxation)?
- PC (Write→Read relaxation)?
- RC (all relaxations)?

The performance/programmability tradeoff

Increasing performance



SC PC RC



Increasing programmability

Programming difficulty

- PC/RC include special synchronization operations to allow specific instructions to execute atomically and in program order.
- The programmer must identify conflicting memory operations, and ensure that they are properly synchronized.
- Missing or incorrect synchronization → program gives unexpected/incorrect results.
- Too many unnecessary synchronizations → performance reduced (no better than SC?)

Idea: normally ensure sequential consistency;
allow programmer to specify when relaxation possible?

Code example 1, revisited

initially Data1 = Data2 = Flag = 0

P1

Data1 = 64

Data2 = 55

MEMBAR (ST-ST)

Flag = 1

P2

while (Flag != 1) {;}

MEMBAR (LD-LD)

register1 = Data1


register2 = Data2

Programmer adds synchronization commands...
... and now it works as expected!

Performance of memory consistency models

- Relaxed memory models (PC/RC) hide much of memory operations' long latencies by reordering and overlapping some or all memory operations.
 - PC/RC can use write buffering.
 - RC can be aggressively out of order.
- This is particularly important:
 - When cache performance poor, resulting in many memory operations.
 - In distributed shared memory systems, when remote memory accesses may take much longer than local memory accesses.
- Performance results for straightforward implementations: as compared to SC, PC and RC reduce execution time by 23% and 46% respectively (Adve et al).

The big question



How can SC approach the performance of RC?

How can SC approach RC?

2 Techniques

**Hardware
Optimizations**

**Compiler
Optimizations**

Architecture

What can SC do?

Hardware Optimizations

Can SC have
YES
per-processor
caches?


Can SC have
YES
non-binding
prefetching?

Can SC have
YES
multithreading?

Can SC use a
NO
write buffer?

SC cannot reorder memory operations
because it might cause inconsistency.

Speculation with SC



SC only needs to appear to do memory operations in order

1. Speculatively perform all memory operations
2. Roll back to “sequentially consistent” state if constraints are violated

This emulates RC as long as rollbacks are infrequent.

**Hardware
Optimizations**

Architecture

Speculation with SC



SC only needs to appear to do memory operations in order


1. **Speculatively perform all memory operations**
2. Roll back to “sequentially consistent” state if constraints are violated

**Hardware
Optimizations**

- Must allow both loads and stores to bypass each other
- Needs a very large speculative state
- Don't introduce overhead to the pipeline

Architecture

Speculation with SC



SC only needs to appear to do memory operations in order

Hardware
Optimizations

1. Speculatively perform all memory operations
2. **Roll back to “sequentially consistent” state if constraints are violated**

- Must detect violations quickly
- Must be able to roll back quickly
- Rollbacks can't happen often

Architecture

Results



SC only needs to appear to do memory operations in order

Hardware Optimizations

These changes were implemented in SC++ and results showed a narrowing gap as compared to PC and RC

The gap is negligible!

Unlimited SHiQ, BLT

... but SC++ used significantly more hardware.

Architecture

How can SC approach RC?

2 Techniques

**Hardware
Optimizations**

**Compiler
Optimizations**

Architecture

Compiler optimizations?

P1

- **Data1 = 64**
- **Data2 = 55**
- **Flag = 1**

P2

```
while (Flag != 1) {;  
register1 = Data1  
register2 = Data2
```




If we could figure out ahead of time
which operations need to be run in order
we wouldn't need speculation

**Compiler
Optimizations**

Architecture

Where are the conflicts?



Conclusion

SC approaches **RC**

Speculation and compiler optimizations allow SC to achieve nearly the same performance as RC

RC approaches **SC**

Programming constructs allow user to distinguish possible conflicts as synchronization operations and still obtain the simplicity of SC

Memory Consistency Models

Adam Wierman Daniel Neill

Adve, Pai, and Ranganathan. *Recent advances in memory consistency models for hardware shared-memory systems*, 1999.

Gniady, Falsafi, and Vijaykumar. *Is SC+ILP=RC?*, 1999.

Hill. *Multiprocessors should support simple memory consistency models*, 1998.