


DPDK Virtio Performance Analysis and Tuning on Armv8

JOYCE KONG/GAVIN HU ARM



- Test Scenario
- Testbed and Baseline Performance
 - NUMA balancing
 - VHE
- Analysis and Tuning
 - Weak-Memory Model
 - Loop unrolling
 - Prefetch
 - Inline function
- Performance Data Result

Test Scenario





Traffic generator: IXIA

Physic Port: 40Gbps NIC

IXIA Port A -> NIC Port 0 -> Packet Flow: Vhost-user -> Virtio -> Vhost-user -> NIC port 0 -> IXIA Port A

RFC2544 zero packet loss test Test case:






- Test Scenario
- Testbed and Baseline Performance
 - NUMA balancing
 - VHE
- Analysis and Tuning
 - Weak-Memory Model
 - Loop unrolling
 - Prefetch
 - Inline function
- Performance Data Result

NUMA Balancing





- NUMA balancing
 - Move tasks(threads/ processes) closer to the memory they are accessing
 - Move application data to memory closer to the tasks that reference it
- Automatic NUMA balancing internals
 - Periodic NUMA unmapping of process memory
 - NUMA hinting page fault
 - Migrate-on-Fault(MoF): move memory to where the program using it runs
 - Task_numa_placement: move running programs closer to their memory
- Unmapping of memory, NUMA faults, migration and NUMA placement incur overhead
- Configuration
 - # numactl –hardware shows multiple nodes
 - # echo 0 > /proc/sys/kernel/numa_balancing




VHE (Virtualization Host Extensions)









- Test Scenario
- Testbed and Baseline Performance
 - NUMA balancing
 - VHE
- Analysis and Tuning
 - Weak-Memory Model
 - Loop unrolling
 - Prefetch
 - Inline function
- Performance Data Result





Strong-Memory Order	Weak-Memory Order
All reads and writes are in-order	Reads and Writes are arbitrarily re-ordered, subject only to data dependencies and explicit memory barrier instructions

- Hardware re-ordering improves performance
 - Multiple issue of instructions
 - Out-of-order execution
 - Speculation
 - Speculative loads
 - Load and store combine
 - External memory systems
 - Cache coherent multi-core processing
 - Optimizing compilers

- Certain situations require stronger ordering rules – barriers by software
 - Prevent unsafe optimizations from occurring
 - Enforce a specific memory ordering
- Memory barriers degrade performance
 - Whether a barrier is necessary in a specific situation
 - Which is the correct barrier to use

Full Barriers




- The ARM architecture includes barrier instructions forcing access order and access completion at a specific point
- ISB Instruction Synchronization Barrier
 - Flush the pipeline, and refetch the instructions from the cache (or memory)
 - Effects of any completed context-changing operation before the ISB are visible to instructions after the ISB
 - Context-changing operations after the ISB only take effect after the ISB has been executed
- DMB Data Memory Barrier
 - Prevent re-ordering of data access instructions across the barrier instruction
 - Data accesses (loads/stores) before the DMB are visible before any data access after the DMB
 - Data/unified cache maintenance operations before the DMB are visible to explicit data access after the DMB
- DSB Data Synchronization Barrier
 - More restrictive than a DMB, any further instructions (not just loads/stores) can be observed until the DSB is completed


"One-way" barrier optimization



- Aarch64 adds new load/store instructions with implicit barrier semantics
- Load-Acquire (LDAR)
 - All accesses after the LDAR are observed after the LDAR
 - Accesses before the LDAR are not affected

- Store-Release (STLR)
 - All accesses before the STLR are observed before the STLR
 - Accesses after the STLR are not affected






"One-way" barrier optimization



- LDAR and STLR may be used as a pair
 - To protect a critical section of code
 - May have lower performance impact than a full DMB
 - No ordering is enforced within the critical section

- Scope
 - DMB/DSB take a qualifier to control which shareability domains see the effect
 - LDAR/STLR use the attribute of the address accessed



"One-way" barrier optimization



```
virtio_recv_mergeable_pkts():
 0.01
               ldrh
                      w1, [x23, #48]
               ldrh
 0.01
                      w3, [x3, #2]
                      w3, w3, #0xffff
 1.57
 0.03
               sub
                      w3, w3, w1
                      w3, w3, #0xffff
 0.01
               and
             virtio rmb():
              cbnz
                     w0. 548
               dmb
                      oshld
         74:
              cmp
                      w2, w3
                      w2, w2, w3, cc // cc = lo, ul, last
               csel
35.27
             virtio recv
```


Relaxed memory ordering to save DMB operation

```
virtio xmit pkts():
 0.80
                      wl, wl, #0xffff
 0.31
                      w1, w1, w8
                      wl, wl, #0xffff
 0.02
             virtio rmb():
 0.02
             ı cbz w2. fcc
                      ishld
             virtio xmit pkts():
        868:
                      wl. w0
 0.01
               ldrh
                      w8, [x28, #52]
0.00
14.88
             virtio xmit cleanup():
```

```
/drivers/net/virtio/virtqueue.h
static inline void vq_update_avail_idx(struct virtqueue *vq)
{
- virtio_wmb(vq->hw->weak_barriers);
- vq->vq_split.ring.avail->idx = vq->vq_avail_idx;
+ __atomic_store_n(&vq->vq_split.ring.avail->idx, vq->vq_avail_idx, __ATOMIC_RELEASE);
}

PVP benchmark


4.95
```



Loop unrolling



Loop unrolling attempts to optimize a program's execution speed by eliminating instructions that control the loop, which is an approach known as space-time tradeoff. Loops can be re-written as a repeated sequence of similar independent statements.



CortexA72 Pipeline

Advantages

- Branch penalty is minimized
- Can potentially be executed in parallel if the statements in the loop are independent of each other
- Can be implemented dynamically if the number of array elements is unknown at compile time





```
i40e_tx_free_bufs(struct i40e_tx_queue *txq)
      if (likely(m != NULL)) {
             free[0] = m;
             nb free = 1;
             for (i = 1; i < n; i++) {
             for (i = 1; i < n-1; i++) {
+
                     rte_prefetch0(&txep[i].mbuf->next);
+
                     m = rte pktmbuf prefree seg(txep[i].mbuf);
                     if (likely(m != NULL)) {
                            if (likely(m->pool == free[0]->pool)) {
                                   free[nb free++] = m;
                            } else {
                                   rte_mempool_put_bulk(free[0]->pool,
                                          (void *)free, nb free);
                                   free[0] = m;
                                   nb free = 1:
                     m = rte_pktmbuf_prefree_seg(txep[++i].mbuf);
                     if (likely(m != NULL)) {
                            if (likely(m->pool == free[0]->pool)) {
                                   free[nb free++] = m;
```

```
} else {
                          rte_mempool_put_bulk(free[0]->pool,
                                        (void *)free,
                                        nb free);
                          free[0] = m;
                          nb_free = 1;
           if (i == (n-1)) {
+
               rte_prefetch0(&txep[i].mbuf->next);
               m = rte_pktmbuf_prefree_seg(txep[i].mbuf);
               if (likely(m != NULL)) {
                         PVP benchmark
       5
FPS/Mpps
    4.95
     4.9
    4.85
AggTxRate
     4.8
    4.75
     4.7
    4.65
```

Base line

4.6 4.55

With loop unrolling

Prefetch



```
/home/arm/dpdk/examples/l3fwd/build/l3fwd
                       free[0] = m;
x0, [sp, #224]
x0, [sp, #568]
nb_free = 1;
Percent
 0.05
                ldr
 0.01
                       w0, #0x1
                                                            // #1
                       w0, [sp, #72]
                                for (i = 1; i < n; i++) {
                                                            // #1
                        w0, #0x1
                       w0, [sp, #84]
 0.02
                       57c
                                        m = rte_pktmbuf_prefree_seg(txep[i].mbuf);
                       w0, [sp, #84]
 1.47
       230:
                lsl
                        x0, x0, #3
 0.36
                       x1, [sp, #208]
                       x0, x1, x0
                       x0, [x0]
 3.91
                       x0, [sp, #232]
 0.18
              rte_pktmbuf_prefree_seg():
 4.48
                       x0, [sp, #232]
rte_mbuf_refcnt_read
              → bl
                       w0, w0, #0xffff
 0.07
                       w0, #0x1
                       w0, eq // eq = none
w0, w0, #0xff
 0.40
                        x0, x0, #0xff
                       x0, #0x0
                       2b4
                                                          Cache miss causes a
              ↓ b.eq
 6.46
0.14
                        x0, [sp, #232]
x0, [x0, #24]
                                                                    big penalty
                       x0, x0, #0x6000000000000000
 0.01
                       x0, #0x0
                       288
              ı b.eq
                       x0, [sp, #232]
rte_pktmbuf_detach
 1.85 288: <u>ldr</u>
                       x0, [sp, #232]
                        x0, [x0, #80]
                        x0, #0x0
              ↓ b.eq
                       2ac
                        x0, [sp, #232]
                ldr
                       xzr, [x0, #80]
                        x0, [sp, #232]
                        w1, #0x1
                                                           // #1
                       wl, [x0, #20]
                strh
```

Prefetch is the loading of a resource before it is required to decrease the time waiting for that resource

Prefetch example and benefit



```
i40e_tx_free_bufs(struct i40e_tx_queue *txq)
txep = &txq->sw_ring[txq->tx_next_dd - (n - 1)];
+ rte_prefetch0(&txep[0].mbuf->next);
  m = rte_pktmbuf_prefree_seg(txep[0].mbuf);
  if (likely(m != NULL)) {
     free[0] = m;
     nb_free = 1;
     for (i = 1; i < n; i++) {
        rte_prefetch0(&txep[i].mbuf->next);
       m = rte_pktmbuf_prefree_seg(txep[i].mbuf);
       if (likely(m != NULL)) {
          if (likely(m->pool == free[0]->pool)) {
```


```
i40e_tx_free_bufs(struct i40e_tx_queue *txq)
      rte_mempool_put_bulk(free[0]->pool, (void **)free, nb_free);
 } else {
      for (i = 1; i < n; i++) {
         rte_prefetch0(&txep[i].mbuf->next);
         m = rte_pktmbuf_prefree_seg(txep[i].mbuf);
         if (m != NULL)
            rte_mempool_put(m->pool, m);
                          PVP benchmark
    4.95
AggTx Rate FPS/Mpps
     4.9
    4.85
     4.8
    4.75
     4.7
    4.65
     4.6
                   Base line
                                            With prefetching
```


Inline function



```
x5, [x28, #24]
 0.04
              str
              ldr
                      x27, [x29, #80]
 0.01
       214:
              ldr
                      x20, [x20, #3784]
       218:
 0.28
                      x1, [x29, #4264]
               ldr
 0.06
               ldr
                      x0, [x20]
 2.07
 0.01
                      x0, x1, x0
               eor
 0.03
             ↓ cbnz
                      x0, 9a0
                      x29, x30, [sp]
30.81
               ldp
                      x16, #0x10b0
               mov
   Slow stack operation
```

 Inline function can help to save the function call cost (stack operations)






- Test Scenario
- Testbed and Baseline Performance
 - NUMA balancing
 - VHE
- Analysis and Tuning
 - Weak-Memory Model
 - Loop unrolling
 - Prefetch
 - Inline function
- Performance Data Result

Performance Data Result







Joyce Kong joyce.kong@arm.com Gavin Hu gavin.hu@arm.com

Thanks

Misc



```
rte_mbuf_refcnt_read(const struct rte_mbuf *m)
{
    return(uint16_t)(rte_atomic16_read(&m->refcnt_atomic));
}

rte_atomic16_read(const rte_atomic16_t *v)
{
        return v->cnt;
}
```

```
0.21: 75860c: ldrh w0, [x24,#18]

8.51: 758610: cmp w0, #0x1

0.00: 758614: b.ne 7589fc <i40e xmit fixed burst vec+0x844>
```

if (likely(m->refcnt == 1)) {