

# Intel<sup>®</sup> Data Plane Development Kit (Intel<sup>®</sup> DPDK)

Programmer's Guide

June 2013

Reference Number: 326003-002



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm.

Any software source code reprinted in this document is furnished for informational purposes only and may only be used or copied and no license, express or implied, by estoppel or otherwise, to any of the reprinted source code is granted by this document.

Code Names are only for use by Intel to identify products, platforms, programs, services, etc. ("products") in development by Intel that have not been made commercially available to the public, i.e., announced, launched or shipped. They are never to be used as "commercial" names for products. Also, they are not intended to function as trademarks.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries

\*Other names and brands may be claimed as the property of others.

Copyright © 2012-2013, Intel Corporation. All rights reserved.

Reference Number: 326003-002



# **Revision History**

Date	Revision	Description
June 2013	-002	Supports public software release 1.3.1
November 2012	-001	Supports public software release 1.2.3 Minor updates to Section 5.5.3.2 and Section 5.5.3.3 since last limited distribution release.



## Contents

1.0	Introduction					
	1.1		nentation Roadmap			
	1.2	Related	d Publications	9		
Par	t 1: /	Archit	tecture Overview	10		
2.0						
	2.1		pment Environment			
	2.2 2.3		nment Abstraction Layeromponents			
	2.3	2.3.1	Memory Manager (librte_malloc)			
		2.3.1	Ring Manager (librte_ring)			
		2.3.2	Memory Pool Manager (librte_mempool)			
		2.3.4	Network Packet Buffer Management (librte_mbuf)			
		2.3.5	Timer Manager (librte_timer)			
	2.4	Etherne	et* Poll Mode Driver Architecture			
	2.5		Forwarding Algorithm Support			
	2.6		net			
3.0	Fnyir	onman	t Abstraction Layer	15		
3.0	3.1		a Linux-userland Execution Environment			
	J. I	3.1.1	Initialization and Core Launching			
		3.1.2	Multi-process Support			
		3.1.3	Memory Mapping Discovery and Memory Reservation			
		3.1.4	PCI Access			
		3.1.5	Per-Icore and Shared Variables			
		3.1.6	Logs	17		
			3.1.6.1 Trace and Debug Functions	17		
		3.1.7	CPU Feature Identification			
		3.1.8	User Space Interrupt and Alarm Handling			
		3.1.9	Blacklisting			
			Misc Functions			
	3.2	Memor	ry Segments and Memory Zones (memzone)	18		
4.0	Mallo	Illoc Library				
	4.1	Cookie	S	19		
	4.2		ent and NUMA Constraints			
	4.3	Use Ca	ises	19		
5.0	Ring	Library	· · · · · · · · · · · · · · · · · · ·	20		
0.0	5.1		nces for Ring Implementation in FreeBSD*			
	5.2		ss Ring Buffer in Linux*			
	5.3		onal Features			
		5.3.1	Name			
		5.3.2	Water Marking			
		5.3.3	Debug	21		
	5.4	Use Ca	ises	21		
	5.5	5 Anator	ny of a Ring Buffer			
		5.5.1	Single Producer Enqueue			
			5.5.1.1 Enqueue First Step			
			5.5.1.2 Enqueue Second Step			
		552	5.5.1.3 Enqueue Last Step			
		J.J.Z	JITUIC COTBUITIEL DEGUEUE			



			5.5.2.1 Dequeue First Step	
			5.5.2.2 Dequeue Second Step	. 24
			5.5.2.3 Dequeue Last Step	
		5.5.3	Multiple Producers Enqueue	
			5.5.3.1 MC Enqueue First Step	
			5.5.3.2 MC Enqueue Second Step	
			5.5.3.3 MC Enqueue Third Step	
			5.5.3.4 MC Enqueue Fourth Step	
		5.5.4	Modulo 32-bit Indexes	
	5.6		nces	
6.0	Mem	oool Lik	prary	. 30
	6.1	Cookie	S	. 30
	6.2	Stats		. 30
	6.3	Memor	y Alignment Constraints	. 30
	6.4	Local C	ache	. 31
	6.5	Use Ca	ses	. 32
7.0	N/bf		<i>1</i>	
7.0		-		
	7.1		of Packet Buffers	
	7.2		Stored in Memory Pools	
	7.3		uctors	
	7.4		ing and Freeing mbufs	
	7.5		lating mbufs	
	7.6		nformation	
	7.7		and Indirect Buffers	
	7.8	_		
	7.9	Use Ca	ses	. 36
8.0	Poll N	/lode Di	river	. 37
8.0			riverements and Assumptions	
8.0	8.1	Require	ements and Assumptions	. 37
8.0	8.1 8.2	Require Design	ements and AssumptionsPrinciples	. 37
8.0	8.1 8.2 8.3	Require Design Logical	ements and AssumptionsPrinciples	. 37
8.0	8.1 8.2	Require Design Logical Device	ements and Assumptions	. 37 . 38 . 39
8.0	8.1 8.2 8.3	Require Design Logical Device 8.4.1	ements and Assumptions  Principles  Cores, Memory and NIC Queues Relationships  Identification and Configuration  Device Identification	. 37 . 38 . 39 . 39
8.0	8.1 8.2 8.3	Require Design Logical Device 8.4.1 8.4.2	Principles	. 37 . 38 . 39 . 39
8.0	8.1 8.2 8.3	Require Design Logical Device 8.4.1 8.4.2 8.4.3	Principles	. 37 . 39 . 39 . 39
8.0	8.1 8.2 8.3 8.4	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4	Principles	. 39 . 39 . 39 . 39 . 39
8.0	8.1 8.2 8.3	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo	Principles Principles Cores, Memory and NIC Queues Relationships Identification and Configuration Device Identification Device Configuration On-the-Fly Configuration Configuration of Transmit and Receive Queues de Driver API	39 39 39 39 39 39 40
8.0	8.1 8.2 8.3 8.4	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1	ements and Assumptions.  Principles  Cores, Memory and NIC Queues Relationships  Identification and Configuration  Device Identification  Device Configuration  On-the-Fly Configuration  Configuration of Transmit and Receive Queues  de Driver API  Generalities	39 39 39 39 39 39 40 41
8.0	8.1 8.2 8.3 8.4	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2	ements and Assumptions.  Principles  Cores, Memory and NIC Queues Relationships  Identification and Configuration  Device Identification  Device Configuration  On-the-Fly Configuration  Configuration of Transmit and Receive Queues  de Driver API  Generalities  Generic Packet Representation	37 38 39 39 39 40 41
8.0	8.1 8.2 8.3 8.4	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3	ements and Assumptions Principles Cores, Memory and NIC Queues Relationships Identification and Configuration Device Identification Device Configuration On-the-Fly Configuration Configuration of Transmit and Receive Queues de Driver API Generalities Generic Packet Representation Ethernet Device API	37 38 39 39 39 39 39 40 41 41
9.0	8.1 8.2 8.3 8.4	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3	ements and Assumptions.  Principles.  Cores, Memory and NIC Queues Relationships Identification and Configuration  Device Identification  Device Configuration  On-the-Fly Configuration  Configuration of Transmit and Receive Queues de Driver API  Generalities  Generic Packet Representation  Ethernet Device API	37 39 39 39 39 39 40 41 41 41 41
	8.1 8.2 8.3 8.4	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3 r Librar Implen	ements and Assumptions.  Principles Cores, Memory and NIC Queues Relationships Identification and Configuration Device Identification Device Configuration On-the-Fly Configuration Configuration of Transmit and Receive Queues de Driver API Generalities Generic Packet Representation Ethernet Device API  y nentation Details	37 38 39 39 39 41 41 41 42 42
	8.1 8.2 8.3 8.4 8.5	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3 r Librar Implem Use Ca	ements and Assumptions.  Principles  Cores, Memory and NIC Queues Relationships Identification and Configuration  Device Identification  Device Configuration  On-the-Fly Configuration  Configuration of Transmit and Receive Queues de Driver API  Generalities  Generic Packet Representation  Ethernet Device API  mentation Details  ses	37 38 39 39 40 41 41 42 42 43
	8.1 8.2 8.3 8.4 8.5 Times 9.1	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3 r Librar Implem Use Ca	ements and Assumptions.  Principles Cores, Memory and NIC Queues Relationships Identification and Configuration Device Identification Device Configuration On-the-Fly Configuration Configuration of Transmit and Receive Queues de Driver API Generalities Generic Packet Representation Ethernet Device API  y nentation Details	37 38 39 39 40 41 41 42 42 43
9.0	8.1 8.2 8.3 8.4 8.5 Timel 9.1 9.2 9.3	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 POII Mo 8.5.1 8.5.2 8.5.3 r Librar Implem Use Ca Referen	ements and Assumptions.  Principles  Cores, Memory and NIC Queues Relationships  Identification and Configuration  Device Identification  Device Configuration  On-the-Fly Configuration  Configuration of Transmit and Receive Queues  de Driver API  Generalities  Generic Packet Representation  Ethernet Device API  y  mentation Details  ses  nces	37 38 39 39 40 41 41 42 42 43
9.0	8.1 8.2 8.3 8.4 8.5 Timel 9.1 9.2 9.3 Hash	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3 r Librar Implen Use Ca Referen	ements and Assumptions.  Principles.  Cores, Memory and NIC Queues Relationships Identification and Configuration  Device Identification.  Device Configuration.  On-the-Fly Configuration.  Configuration of Transmit and Receive Queues.  de Driver API.  Generalities.  Generic Packet Representation.  Ethernet Device API.  y.  nentation Details  ses  nces	37 38 39 39 39 40 41 41 42 43 43
9.0	8.1 8.2 8.3 8.4 8.5 <b>Time</b> l 9.1 9.2 9.3 <b>Hash</b> 10.1	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3 F Librar Implem Use Ca Referer Library Hash A	ements and Assumptions Principles Cores, Memory and NIC Queues Relationships Identification and Configuration Device Identification Device Configuration On-the-Fly Configuration Configuration of Transmit and Receive Queues de Driver API Generalities Generic Packet Representation Ethernet Device API  y nentation Details ses nces PI Overview	37 38 39 39 39 40 41 41 42 43 44 44
9.0	8.1 8.2 8.3 8.4 8.5 Times 9.1 9.2 9.3 Hash 10.1 10.2	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3 r Librar Implem Use Ca Referen Library Hash A Implem	ements and Assumptions Principles Cores, Memory and NIC Queues Relationships Identification and Configuration Device Identification Device Configuration On-the-Fly Configuration Configuration of Transmit and Receive Queues de Driver API Generalities Generic Packet Representation Ethernet Device API  y hentation Details ses hoes  /	35 36 37 37 37 37 37 37 37 40 41 41 41 42 42 43 44 44 44 44 44 44 44 44 44 44 44 44
9.0	8.1 8.2 8.3 8.4 8.5 Timer 9.1 9.2 9.3 Hash 10.1 10.2 10.3	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3 r Librar Implen Use Ca Referer Library Hash A Implen Use Ca	ements and Assumptions.  Principles  Cores, Memory and NIC Queues Relationships  Identification and Configuration  Device Identification  Device Configuration  On-the-Fly Configuration  Configuration of Transmit and Receive Queues  de Driver API  Generalities  Generic Packet Representation  Ethernet Device API  y  mentation Details  ses  nces  PI Overview  mentation Details  se: Flow Classification	37 38 39 39 39 39 40 41 41 41 42 42 43 44 44 44 44 45 44 44 45 46 46 47 47 48 48 48 48 48 48 48 48 48 48 48 48 48
9.0	8.1 8.2 8.3 8.4 8.5 Timel 9.1 9.2 9.3 Hash 10.1 10.2 10.3 10.4	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3 r Librar Use Ca Referen Use Ca Referen Use Ca Referen Use Ca Referen	ements and Assumptions Principles Cores, Memory and NIC Queues Relationships Identification and Configuration Device Identification Device Configuration On-the-Fly Configuration Configuration of Transmit and Receive Queues de Driver API Generalities Generic Packet Representation Ethernet Device API  y nentation Details ses nces  /	37 38 39 39 39 40 41 42 43 44 45 46
9.0	8.1 8.2 8.3 8.4 8.5 Timel 9.1 9.2 9.3 Hash 10.1 10.2 10.3 10.4 LPM I	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3 Fair Librar Use Ca Referer Library Hash A Implem Use Ca Referer Library	ements and Assumptions Principles Cores, Memory and NIC Queues Relationships Identification and Configuration Device Identification Device Configuration On-the-Fly Configuration Configuration of Transmit and Receive Queues de Driver API Generalities Generic Packet Representation Ethernet Device API  y hentation Details ses nces  /	35 36 39 39 40 41 41 42 42 42 45 46 46
9.0	8.1 8.2 8.3 8.4 8.5 Timel 9.1 9.2 9.3 Hash 10.1 10.2 10.3 10.4 LPM I 11.1	Require Design Logical Device 8.4.1 8.4.2 8.4.3 8.4.4 Poll Mo 8.5.1 8.5.2 8.5.3 Factorial Library Hash Almplem Use Ca Referen Use Ca Referen Library LPM AF	ements and Assumptions Principles Cores, Memory and NIC Queues Relationships Identification and Configuration Device Identification Device Configuration On-the-Fly Configuration Configuration of Transmit and Receive Queues de Driver API Generalities Generic Packet Representation Ethernet Device API  y nentation Details ses nces  /	35 36 39 39 40 41 41 42 42 42 45 46 46



	11.3 11.4	Use Case: IPv4 Forwarding	
12.0	Multi	-process Support	49
	12.1	Memory Sharing	49
	12.2	Deployment Models	
		12.2.1 Symmetric/Peer Processes	
		12.2.2 Asymmetric/Non-Peer Processes	50
		12.2.3 Running Multiple Independent Intel® DPDK Applications	51
		12.2.4 Running Multiple Independent Groups of Intel® DPDK Applications	
	12.3	Multi-process Limitations	51
13.0	IXGB	E/IGB Virtual Function Driver	
	13.1	SR-IOV Mode Utilization in an Intel® DPDK Environment	53
		13.1.1 Physical and Virtual Function Infrastructure	
		13.1.1.1 Intel <sup>®</sup> 82599 10 Gigabit Ethernet Controller VF Infrastructure 13.1.1.2 Intel <sup>®</sup> 82576 Gigabit Ethernet Controller and Intel <sup>®</sup> Ethernet Controller I350 Family VF Infrastructure	
		13.1.2 Validated Hypervisors	55 54
		13.1.3 Expected Guest Operating System in Virtual Machine	56 56
	13.2	Setting Up a KVM Virtual Machine Monitor	
14.0		r for VM Emulated Devices	
	14.1	Validated Hypervisors	
	14.2	Expected Guest Operating System in Virtual Machine	
	14.3 14.4	Known Limitations of Emulated Devices	
15.0		el NIC Interface	
	15.1	The Intel® DPDK KNI Kernel Module	
	15.2	KNI Creation and Deletion	
	15.3	Intel® DPDK mbuf Flow	
	15.4	Use Case: Ingress	
	15.5 15.6	Use Case: Egress	
16.0		ad Safety of Intel® DPDK Functions	
	16.1	Fast-Path APIs	
	16.2		
	16.3	Library Initialization	
	16.4	Interrupt Thread	68
Par	t 2: [	Development Environment	69
17.0	Source	ce Organization	70
	17.1	Makefiles and Config	70
	17.2	Libraries	70
	17.3	Applications	71
18.0	Deve	lopment Kit Build System	72
.0.0	18.1	Building the Development Kit Binary	
	10.1	18.1.1 Build Directory Concept	
	18.2	Building External Applications	
	18.3	Makefile Description	74
		18.3.1 General Rules For Intel <sup>®</sup> DPDK Makefiles	74
		18.3.2 Makefile Types	
		18.3.2.1 Application	
		18.3.2.2 Library	75



		18.3.2.3 Install	
		18.3.2.4 Kernel Module	
		18.3.2.5 Objects	75
		18.3.2.6 Misc	
		18.3.3 Useful Variables Provided by the Build System	
		18.3.4 Variables that Can be Set/Overridden in a Makefile Only	
		18.3.5 Variables that can be Set/Overridden by the User on the Command Line Only 7. 18.3.6 Variables that Can be Set/Overridden by the User in a Makefile or Command	77
		Line	77
10 A	Dovo	lopment Kit Root Makefile Help	70
19.0		Configuration Targets	
	19.1 19.2		
	–	Build Targets	
	19.3 19.4	Install Targets	
	19.4	Test Targets	
	19.5		
	19.6	Deps Targets	
	19.7	Misc Targets	
	19.9		
		Compiling for Debug	
20.0	Exten	nding the Intel <sup>®</sup> DPDK	31
	20.1	Example: Adding a New Library libfoo	31
		20.1.1 Example: Using libfoo in the Test Application	32
21 0	Duild	ing Your Own Application	00
21.0			
	21.1 21.2	Compiling a Sample Application in the Development Kit Directory	
		Build Your Own Application Outside the Development Kit	
	21.3	Customizing Makefiles	
		21.3.1 Application Makefile	
		21.3.2 Library Makefile	
		21.3.3 Customize Makefile Actions	
22.0	Exter	nal Application/Library Makefile help	35
	22.1	Prerequisites	35
	22.2	Build Targets	
	22.3	Help Targets	35
	22.4	Other Useful Command-line Variables	
	22.5	Make from Another Directory	36
Par	t 3: F	Performance Optimization8	37
		·	
23.0		rmance Optimization Guidelines	
	23.1	Introduction	38
24.0	Writi	ng Efficient Code	39
	24.1	Memory 8	39
		24.1.1 Memory Copy: Do not Use libc in the Data Plane	
		24.1.2 Memory Allocation	
		24.1.3 Concurrent Access to the Same Memory Area	
		24.1.4 NUMA	
		24.1.5 Distribution Across Memory Channels	
	24.2	Communication Between Icores	
		PMD Driver	
	-	24.3.1 Lower Packet Latency	
	24.4	Locks and Atomic Operations	



	24.5 Coding Considerations	91
	24.5.1 Inline Functions	
	24.5.2 Branch Prediction	
	24.6 Setting the Target CPU Type	
25.0	Profile Your Application	93
26.0	Glossary	94
Figu	ures	
1	Core Components Architecture	
2	EAL Initialization in a Linux Application Environment	
3		
4	•	
5		
6	A mempool in Memory with its Associated Ring	
7		
8		
9	· · · · · · · · · · · · · · · · · · ·	
10	O Memory Sharing in the Intel® DPDK Multi-process Sample Application	50
11		
12		
13	·	
14	4 Packet Flow via mbufs in the Intel® DPDK KNI	



#### Introduction 1.0

This document provides software architecture information, development environment information and optimization guidelines.

For programming examples and for instructions on compiling and running each sample application, see the Intel® DPDK Sample Application's User Guide for details.

For general information on compiling and running applications, see the Intel® DPDK Getting Started Guide.

#### 1.1 **Documentation Roadmap**

The following is a list of Intel<sup>®</sup> DPDK documents in the suggested reading order:

- Release Notes: Provides release-specific information, including supported features, limitations, fixed issues, known issues and so on. Also, provides the answers to frequently asked questions in FAQ format.
- Getting Started Guide: Describes how to install and configure the Intel<sup>®</sup> DPDK software; designed to get users up and running guickly with the software.
- Programmer's Guide (this document): Describes:
  - The software architecture and how to use it (through examples), specifically in a Linux\* application (linuxapp) environment
  - The content of the Intel<sup>®</sup> DPDK, the build system (including the commands that can be used in the root Intel® DPDK Makefile to build the development kit and applications) and guidelines for porting an application
  - Optimizations used in the software and those that should be considered for new development

A glossary of terms is also provided.

- API Reference: Provides detailed information about Intel® DPDK functions, data structures and other programming constructs.
- Sample Applications User Guide: Describes a set of sample applications. Each chapter describes a sample application that showcases specific functionality and provides instructions on how to compile, run and use the sample application.

#### 1.2 **Related Publications**

The follow documents provide information that is relevant to the development of applications using the Intel® DPDK:

• Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide



# **Part 1: Architecture Overview**

June 2013

Reference Number: 326003-002



## 2.0 Overview

This section gives a global overview of the architecture of  $Intel^{@}$  Data Plane Development Kit ( $Intel^{@}$  DPDK).

The main goal of the Intel<sup>®</sup> DPDK is to provide a simple, complete framework for fast packet processing in data plane applications. Users may use the code to understand some of the techniques employed, to build upon for prototyping or to add their own protocol stacks. Alternative ecosystem options that use the Intel<sup>®</sup> DPDK are available.

The framework creates a set of libraries for specific environments through the creation of an Environment Abstraction Layer (EAL), which may be specific to a mode of the Intel<sup>®</sup> architecture (32-bit or 64-bit), Linux\* user space compilers or a specific platform. These environments are created through the use of make files and configuration files. Once the EAL library is created, the user may link with the library to create their own applications. Other libraries, outside of EAL, including the Hash, Longest Prefix Match (LPM) and rings libraries are also provided. Sample applications are provided to help show the user how to use various features of the Intel<sup>®</sup> DPDK.

The Intel<sup>®</sup> DPDK implements a *run to completion* model for packet processing, where all resources must be allocated prior to calling Data Plane applications, running as execution units on logical processing cores. The model does not support a scheduler and all devices are accessed by polling. The primary reason for not using interrupts is the performance overhead imposed by interrupt processing.

In addition to the run-to-completion model, a pipeline model may also be used by passing packets or messages between cores via the rings. This allows work to be performed in stages and may allow more efficient use of code on cores.

## 2.1 Development Environment

The Intel<sup>®</sup> DPDK project installation requires Linux and the associated toolchain, such as one or more compilers, assembler, make utility, editor and various libraries to create the Intel<sup>®</sup> DPDK components and libraries.

Once these libraries are created for the specific environment and architecture, they may then be used to create the user's data plane application.

When creating applications for the Linux user space, the glibc library is used.

For Intel® DPDK applications, two environmental variables (RTE\_SDK and RTE\_TARGET) must be configured before compiling the applications. The following are examples of how the variables can be set:

```
export RTE_SDK=/home/user/DPDK
export RTE_TARGET=x86_64-default-linuxapp-gcc
```

See the Intel® DPDK Getting Started Guide for information on setting up the development environment.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2013

Reference Number: 326003-002

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide



## 2.2 Environment Abstraction Layer

The Environment Abstraction Layer (EAL) provides a generic interface that hides the environment specifics from the applications and libraries. The services provided by the EAL are:

- Intel<sup>®</sup> DPDK loading and launching
- · Support for multi-process and multi-thread execution types
- · Core affinity/assignment procedures
- · System memory allocation/de-allocation
- · Atomic/lock operations
- · Time reference
- · PCI bus access
- · Trace and debug functions
- · CPU feature identification
- · Interrupt handling
- · Alarm operations


The EAL is fully described in Environment Abstraction Layer.

## 2.3 Core Components

The *core components* are a set of libraries that provide all the elements needed for high-performance packet processing applications.



Figure 1. **Core Components Architecture** 



#### 2.3.1 Memory Manager (librte\_malloc)

The librte malloc library provides an API to allocate memory from the memzones created from the hugepages instead of the heap. This helps when allocating large numbers of items that may become susceptible to TLB misses when using typical 4k heap pages in the Linux user space environment.

This memory allocator is fully described in Malloc Library.

#### 2.3.2 Ring Manager (librte\_ring)

The ring structure provides a lockless multi-producer, multi-consumer FIFO API in a finite size table. It has some advantages over lockless queues; easier to implement, adapted to bulk operations and faster. A ring is used by the Memory Pool Manager (librte mempool) and may be used as a general communication mechanism between cores and/or execution blocks connected together on a logical core.

This ring buffer and its usage are fully described in Ring Library.

June 2013 Reference Number: 326003-002



## 2.3.3 Memory Pool Manager (librte\_mempool)

The Memory Pool Manager is responsible for allocating pools of objects in memory. A pool is identified by name and uses a ring to store free objects. It provides some other optional services, such as a per-core object cache and an alignment helper to ensure that objects are padded to spread them equally on all RAM channels.

This memory pool allocator is described in Mempool Library.

## 2.3.4 Network Packet Buffer Management (librte\_mbuf)

The mbuf library provides the facility to create and destroy buffers that may be used by the Intel<sup>®</sup> DPDK application to store message buffers. The message buffers are created at startup time and stored in a mempool, using the Intel<sup>®</sup> DPDK mempool library.

This library provide an API to allocate/free mbufs, manipulate control message buffers (ctrlmbuf) which are generic message buffers, and packet buffers (pktmbuf) which are used to carry network packets.

Network Packet Buffer Management is described in Mbuf Library.

## 2.3.5 Timer Manager (librte\_timer)

This library provides a timer service to Intel<sup>®</sup> DPDK execution units, providing the ability to execute a function asynchronously. It can be periodic function calls, or just a one-shot call. It uses the timer interface provided by the Environment Abstraction Layer (EAL) to get a precise time reference and can be initiated on a per-core basis as required.

The library documentation is available in Timer Library.

## 2.4 Ethernet\* Poll Mode Driver Architecture

The Intel<sup>®</sup> DPDK includes Poll Mode Drivers (PMDs) for 1 GbE and 10 GbE Ethernet controllers which are designed to work without asynchronous, interrupt-based signalling mechanisms.

See Poll Mode Driver.

## 2.5 Packet Forwarding Algorithm Support

The Intel<sup>®</sup> DPDK includes Hash (librte\_hash) and Longest Prefix Match (LPM, librte\_lpm) libraries to support the corresponding packet forwarding algorithms.

See Hash Library and LPM Library for more information.

## 2.6 librte\_net

The librte\_net library is a collection of IP protocol definitions and convenience macros. It is based on code from the FreeBSD\* IP stack and contains protocol numbers (for use in IP headers), IP-related macros, IPv4/IPv6 header structures and TCP, UDP and SCTP header structures.

88



#### 3.0 **Environment Abstraction Layer**

The Environment Abstraction Layer (EAL) is responsible for gaining access to low-level resources such as hardware and memory space. It provides a generic interface that hides the environment specifics from the applications and libraries. It is the responsibility of the initialization routine to decide how to allocate these resources (that is, memory space, PCI devices, timers, consoles, and so on).

Typical services expected from the EAL are:

- Intel<sup>®</sup> DPDK Loading and Launching: The Intel<sup>®</sup> DPDK and its application are linked as a single application and must be loaded by some means.
- Core Affinity/Assignment Procedures: The EAL provides mechanisms for assigning execution units to specific cores as well as creating execution instances.
- System Memory Reservation: The EAL facilitates the reservation of different memory zones, for example, physical memory areas for device interactions.
- PCI Address Abstraction: The EAL provides an interface to access PCI address
- Trace and Debug Functions: Logs, dump\_stack, panic and so on.
- · Utility Functions: Spinlocks and atomic counters that are not provided in libc.
- CPU Feature Identification: Determine at runtime if a particular feature, for example, Intel® AVX is supported. Determine if the current CPU supports the feature set that the binary was compiled for.
- Interrupt Handling: Interfaces to register/unregister callbacks to specific interrupt
- Alarm Functions: Interfaces to set/remove callbacks to be run at a specific time.

#### **EAL in a Linux-userland Execution Environment** 3.1

In a Linux user space environment, the Intel® DPDK application runs as a user-space application using the pthread library. PCI information about devices and address space is discovered through the /sys kernel interface and through a module called igb uio. Refer to the UIO: User-space drivers documentation in the Linux kernel. This memory is mmap'd in the application.

The EAL performs physical memory allocation using mmap() in hugetlbfs (using huge page sizes to increase performance). This memory is exposed to Intel® DPDK service layers such as the Mempool Library.

At this point, the Intel® DPDK services layer will be initialized, then through pthread setaffinity calls, each execution unit will be assigned to a specific logical core to run as a user-level thread.

The time reference is provided by the CPU Time-Stamp Counter (TSC) or by the HPET kernel API through a mmap() call.

June 2013


Reference Number: 326003-002



## 3.1.1 Initialization and Core Launching

Part of the initialization is done by the start function of glibc. A check is also performed at initialization time to ensure that the micro architecture type chosen in the config file is supported by the CPU. Then, the main() function is called. The core initialization and launch is done in  $rte_eal_init()$  (see the API documentation). It consist of calls to the pthread library (more specifically,  $pthread_self()$ ,  $pthread_create()$ , and  $pthread_self()$ ).

Figure 2. EAL Initialization in a Linux Application Environment



Note:

Initialization of objects, such as memory zones, rings, memory pools, lpm tables and hash tables, should be done as part of the overall application initialization on the master lcore. The creation and initialization functions for these objects are not multithread safe. However, once initialized, the objects themselves can safely be used in multiple threads simultaneously.



#### 3.1.2 **Multi-process Support**

The Linuxapp EAL allows a multi-process as well as a multi-threaded (pthread) deployment model. See Chapter 12.0, "Multi-process Support" for more details.

#### Memory Mapping Discovery and Memory Reservation 3.1.3

The allocation of large contiguous physical memory is done using the hugetlbfs kernel filesystem. The EAL provides an API to reserve named memory zones in this contiguous memory.

#### 3.1.4 **PCI Access**

The EAL uses the /sys/bus/pci utilities provided by the kernel to scan the content on the PCI bus.

To access PCI memory, a kernel module called igb uio provides a /dev/uioX device file that can be mmap'd to obtain access to PCI address space from the application. It uses the uio kernel feature (userland driver).

#### 3.1.5 Per-Icore and Shared Variables

Note:

Icore refers to a logical execution unit of the processor, sometimes called a hardware thread.

Shared variables are the default behavior. Per-Icore variables are implemented using Thread Local Storage (TLS) to provide per-thread local storage.

#### 3.1.6 Logs

A logging API is provided by EAL. By default, in a Linux application, logs are sent to syslog and also to the console. However, the log function can be overridden by the user to use a different logging mechanism.

#### 3.1.6.1 **Trace and Debug Functions**

There are some debug functions to dump the stack in glibc. The rte panic() function can voluntarily provoke a SIG\_ABORT, which can trigger the generation of a core file, readable by gdb.

#### 3.1.7 **CPU Feature Identification**

The EAL can query the CPU at runtime (using the rte cpu get feature() function) to determine which CPU features are available.

#### **User Space Interrupt and Alarm Handling** 3.1.8

The EAL creates a host thread to poll the UIO device file descriptors to detect the interrupts. Callbacks can be registered or unregistered by the EAL functions for a specific interrupt event and are called in the host thread asynchronously. The EAL also allows timed callbacks to be used in the same way as for NIC interrupts.

#### 3.1.9 **Blacklisting**

The EAL PCI device blacklist functionality can be used to mark certain NIC ports as blacklisted, so they are ignored by the Intel® DPDK. The ports to be blacklisted are identified using the PCIe\* description (Domain: Bus: Device. Function).



## 3.1.10 Misc Functions

Locks and atomic operations are per-architecture (i686 and x86\_64).

## 3.2 Memory Segments and Memory Zones (memzone)

The mapping of physical memory is provided by this feature in the EAL. As physical memory can have gaps, the memory is described in a table of descriptors, and each descriptor (called rte memseq) describes a contiquous portion of memory.

On top of this, the memzone allocator's role is to reserve contiguous portions of physical memory. These zones are identified by a unique name when the memory is reserved.

The rte\_memzone descriptors are also located in the configuration structure. This structure is accessed using rte\_eal\_get\_configuration(). The lookup (by name) of a memory zone returns a descriptor containing the physical address of the memory zone.

Memory zones can be reserved with specific start address alignment by supplying the align parameter (by default, they are aligned to cache line size). The alignment value should be a power of two and not less than the cache line size (64 bytes). Memory zones can also be reserved from either 2 MB or 1 GB hugepages, provided that both are available on the system.

§ §



#### **Malloc Library** 4.0

The librte malloc library provides an API to allocate any-sized memory.

The objective of this library is to provide malloc-like functions to allow allocation from hugepage memory and to facilitate application porting. The Intel® DPDK API Reference manual describes the available functions.

Typically, these kinds of allocations should not be done in data plane processing because they are slower than pool-based allocation and make use of locks within the allocation and free paths. However, they can be used in configuration code.

Refer to the rte malloc() function description in the  $Intel^{@}$  DPDK API Reference manual for more information.

#### **Cookies** 4.1

When CONFIG RTE MALLOC DEBUG is enabled, the allocated memory contains overwrite protection fields to help identify buffer overflows.

#### 4.2 **Alignment and NUMA Constraints**

The rte malloc() takes an align argument that can be used to request a memory area that is aligned on a multiple of this value (which must be a power of two).

#### 4.3 **Use Cases**

This library is needed by an application that requires malloc-like functions.

§ §



## 5.0 Ring Library

The ring allows the management of queues. Instead of having a linked list of infinite size, the *rte\_ring* has the following properties:

- FIFO
- · Maximum size is fixed, the pointers are stored in a table
- · Lockless implementation
- · Multi-consumer or single-consumer dequeue
- · Multi-consumer or single-producer enqueue
- Bulk dequeue Dequeues the specified count of objects if successful; otherwise fails
- Bulk enqueue Enqueues the specified count of objects if successful; otherwise fails
- Burst dequeue Dequeue the maximum available objects if the specified count cannot be fulfilled
- Burst enqueue Enqueue the maximum available objects if the specified count cannot be fulfilled

The advantages of this data structure over a linked list queue are as follows:

- Faster; only requires a single Compare-And-Swap instruction of sizeof (void \*) instead of several double-Compare-And-Swap instructions.
- · Simpler than a full lockless queue.
- Adapted to bulk enqueue/dequeue operations. As pointers are stored in a table, a
  dequeue of several objects will not produce as many cache misses as in a linked
  queue. Also, a bulk dequeue of many objects does not cost more than a dequeue of
  a simple object.


## The disadvantages:

- Size is fixed
- Having many rings costs more in terms of memory than a linked list queue. An
  empty ring contains at least N pointers.

A simplified representation of a Ring is shown in Figure 3 with consumer and producer head and tail pointers to objects stored in the data structure.



#### Figure 3. **Ring Structure**



#### 5.1 References for Ring Implementation in FreeBSD\*

The following code was added in FreeBSD 8.0, and is used in some network device drivers (at least in Intel drivers):

- bufring.c in FreeBSD
- bufring.h in FreeBSD

#### 5.2 Lockless Ring Buffer in Linux\*

The following is a link describing the Linux Lockless Ring Buffer Design.

#### 5.3 **Additional Features**

#### 5.3.1 **Name**

A ring is identified by a unique name. It is not possible to create two rings with the same name (rte ring create() returns NULL if this is attempted).

#### 5.3.2 **Water Marking**

The ring can have a high water mark (threshold). Once an enqueue operation reaches the high water mark, the producer is notified, if the water mark is configured.

This mechanism can be used, for example, to exert a back pressure on I/O to inform the LAN to PAUSE.

#### 5.3.3 **Debug**

When debug is enabled (CONFIG RTE LIBRTE RING DEBUG is set), the library stores some per-ring statistic counters about the number of enqueues/dequeues. These statistics are per-core to avoid concurrent accesses or atomic operations.

#### 5.4 **Use Cases**

Use cases for the Ring library include:

- Communication between applications in the Intel<sup>®</sup> DPDK
- · Used by memory pool allocator



## 5.5 Anatomy of a Ring Buffer

This section explains how a ring buffer operates. The ring structure is composed of two head and tail couples; one is used by producers and one is used by the consumers. The figures of the following sections refer to them as prod\_head, prod\_tail, cons\_head and cons\_tail.

Each figure represents a simplified state of the ring, which is a circular buffer. The content of the function local variables is represented on the top of the figure, and the content of ring structure is represented on the bottom of the figure.

## 5.5.1 Single Producer Enqueue


This section explains what occurs when a producer adds an object to the ring. In this example, only the producer head and tail (prod\_head and prod\_tail) are modified, and there is only one producer.

The initial state is to have a prod head and prod tail pointing at the same location.

## 5.5.1.1 Enqueue First Step

First, ring->prod\_head and ring->cons\_tail are copied in local variables. The prod\_next local variable points to the next element of the table, or several elements after in case of bulk enqueue.

If there is not enough room in the ring (this is detected by checking cons\_tail), it returns an error.




### 5.5.1.2 Enqueue Second Step

The second step is to modify ring->prod\_head in ring structure to point to the same location as prod next.


A pointer to the added object is copied in the ring (obj4).





## 5.5.1.3 Enqueue Last Step

Once the object is added in the ring, ring->prod\_tail in the ring structure is modified to point to the same location as ring->prod\_head. The enqueue operation is finished.



## 5.5.2 Single Consumer Dequeue

This section explains what occurs when a consumer dequeues an object from the ring. In this example, only the consumer head and tail (cons\_head and cons\_tail) are modified and there is only one consumer.

The initial state is to have a cons head and cons tail pointing at the same location.

Intel® Data Plane Development Kit (Intel® DPDK)
June 2013
Reference Number: 326003-002
Intel® Data Plane Development Kit (Intel® DPDK)
Programmer's Guide
23

June 2013


Reference Number: 326003-002



## 5.5.2.1 Dequeue First Step

First, ring->cons\_head and ring->prod\_tail are copied in local variables. The cons\_next local variable points to the next element of the table, or several elements after in the case of bulk dequeue.


If there are not enough objects in the ring (this is detected by checking  $prod_tail$ ), it returns an error.



## 5.5.2.2 Dequeue Second Step

The second step is to modify ring->cons\_head in the ring structure to point to the same location as cons next.


The pointer to the dequeued object (obj1) is copied in the pointer given by the user.





## 5.5.2.3 Dequeue Last Step

Finally, ring->cons\_tail in the ring structure is modified to point to the same location as ring->cons head. The dequeue operation is finished.



## 5.5.3 Multiple Producers Enqueue

This section explains what occurs when two producers concurrently add an object to the ring. In this example, only the producer head and tail (prod\_head and prod\_tail) are modified.


The initial state is to have a prod head and prod tail pointing at the same location.

## 5.5.3.1 MC Enqueue First Step

On both cores, ring->prod\_head and ring->cons\_tail are copied in local variables. The prod\_next local variable points to the next element of the table, or several elements after in the case of bulk enqueue.

If there are not enough objects in the ring (this is detected by checking cons\_tail), it returns an error.






structure state

## 5.5.3.2 MC Enqueue Second Step

The second step is to modify ring->prod\_head in the ring structure to point to the same location as prod\_next. This operation is done using a Compare And Swap (CAS) instruction, which does the following operations atomically:

- If ring->prod\_head is different to local variable prod\_head, the CAS operation fails, and the code restarts at first step.
- Otherwise, ring->prod\_head is set to local prod\_next, the CAS operation is successful, and processing continues.

In the figure, the operation succeeded on core 1, and step one restarted on core 2.






## 5.5.3.3 MC Enqueue Third Step


The CAS operation is retried on core 2 with success.

The core 1 updates one element of the ring (obj4), and the core 2 updates another one (obj5).



## 5.5.3.4 MC Enqueue Fourth Step

Each core now wants to update ring->prod\_tail. A core can only update it if ring->prod\_tail is equal to the prod\_head local variable. This is only true on core 1. The operation is finished on core 1.



Intel® Data Plane Development Kit (Intel® DPDK)

June 2013

Reference Number: 326003-002

Intel® Data Plane Development Kit (Intel® DPDK)


Programmer's Guide
27



## 5.5.3.5 MC Enqueue Last Step

Once ring->prod\_tail is updated by core 1, core 2 is allowed to update it too. The operation is also finished on core 2.






## 5.5.4 Modulo 32-bit Indexes

In the preceding figures, the prod\_head, prod\_tail, cons\_head and cons\_tail indexes are represented by arrows. In the actual implementation, these values are not between 0 and size(ring)-1 as would be assumed. The indexes are between 0 and  $2^{32}$ -1, and we mask their value when we access the pointer table (the ring itself). 32-bit modulo also implies that operations on indexes (such as, add/subtract) will automatically do  $2^{32}$  modulo if the result overflows the 32-bit number range.

The following are two examples that help to explain how indexes are used in a ring.


Note:

To simplify the explanation, operations with modulo 16-bit are used instead of modulo 32-bit. In addition, the four indexes are defined as unsigned 16-bit integers, as opposed to unsigned 32-bit integers in the more realistic case.



This ring contains 11000 entries.





This ring contains 12536 entries.

Note:

For ease of understanding, we use modulo 65536 operations in the above examples. In real execution cases, this is redundant for low efficiency, but is done automatically when the result overflows.

The code always maintains a distance between producer and consumer between 0 and size (ring) -1. Thanks to this property, we can do subtractions between 2 index values in a modulo-32bit base: that's why the overflow of the indexes is not a problem.

At any time, entries and free\_entries are between 0 and size(ring) -1, even if only the first term of subtraction has overflowed:

```
uint32_t entries = (prod_tail - cons_head);
uint32_t free entries = (mask + cons_tail - prod_head);
```

## 5.6 References

- bufring.c in FreeBSD (version 8)
- bufring.h in FreeBSD (version 8)
- · Linux Lockless Ring Buffer Design

Intel<sup>®</sup> Data Plane Development Kit (Intel<sup>®</sup> DPDK)
Programmer's Guide
29

June 2013

Reference Number: 326003-002



## 6.0 Mempool Library

A memory pool is an allocator of a fixed-sized object. In the Intel<sup>®</sup> DPDK, it is identified by name and uses a ring to store free objects. It provides some other optional services such as a per-core object cache and an alignment helper to ensure that objects are padded to spread them equally on all DRAM or DDR3 channels.

This library is used by the Mbuf Library and the Environment Abstraction Layer (for logging history).

## 6.1 Cookies

In debug mode (CONFIG\_RTE\_LIBRTE\_MEMPOOL\_DEBUG is enabled), cookies are added at the beginning and end of allocated blocks. The allocated objects then contain overwrite protection fields to help debugging buffer overflows.

## 6.2 Stats

In debug mode (CONFIG\_RTE\_LIBRTE\_MEMPOOL\_DEBUG is enabled), statistics about get from/put in the pool are stored in the mempool structure. Statistics are per-lcore to avoid concurrent access to statistics counters.

## 6.3 Memory Alignment Constraints

Depending on hardware memory configuration, performance can be greatly improved by adding a specific padding between objects. The objective is to ensure that the beginning of each object starts on a different channel and rank in memory so that all channels are equally loaded.

This is particularly true for packet buffers when doing L3 forwarding or flow classification. Only the first 64 bytes are accessed, so performance can be increased by spreading the start addresses of objects among the different channels.

The number of ranks on any DIMM is the number of independent sets of DRAMs that can be accessed for the full data bit-width of the DIMM. The ranks cannot be accessed simultaneously since they share the same data path. The physical layout of the DRAM chips on the DIMM itself does not necessarily relate to the number of ranks.


When running an application, the EAL command line options provide the ability to add the number of memory channels and ranks.

*Note:* The command line must always have the number of memory channels specified for the processor.

Examples of alignment for different DIMM architectures are shown in Figure 4 and Figure 5.




Figure 4. Two Channels and Quad-ranked DIMM Example



In this case, the assumption is that a packet is 16 blocks of 64 bytes, which is not true.

The Intel® 5520 chipset has three channels, so in most cases, no padding is required between objects (except for objects whose size are n x 3 x 64 bytes blocks).

Figure 5. Three Channels and Two Dual-ranked DIMM Example



When creating a new pool, the user can specify to use this feature or not.

#### 6.4 **Local Cache**

In terms of CPU usage, the cost of multiple cores accessing a memory pool's ring of free buffers may be high since each access requires a compare-and-set (CAS) operation. To avoid having too many access requests to the memory pool's ring, the memory pool allocator can maintain a per-core cache and do bulk requests to the memory pool's ring, via the cache with many fewer locks on the actual memory pool structure. In this way, each core has full access to its own cache (with locks) of free objects and only when the cache fills does the core need to shuffle some of the free objects back to the pools ring or obtain more objects when the cache is empty.

While this may mean a number of buffers may sit idle on some core's cache, the speed at which a core can access its own cache for a specific memory pool without locks provides performance gains.

The cache is composed of a small, per-core table of pointers and its length (used as a stack). This cache can be enabled or disabled at creation of the pool.

The maximum size of the cache is static and is defined at compilation time (CONFIG RTE MEMPOOL CACHE MAX SIZE).

Figure 6 shows a cache in operation.



Object caches for header trailer Core 0  $\leftrightarrow$ App A - ring obj 0 Core 1 If cache empty get from ring elt\_size App B - ring core if cache full move to ring App C - ring obj 1 obj 2 obj n rte\_ring: stores memory pool's free objects mempool

Figure 6. A mempool in Memory with its Associated Ring

## 6.5 Use Cases

All allocations that require a high level of performance should use a pool-based memory allocator. Below are some examples:

- Mbuf Library
- Environment Abstraction Layer, for logging service
- Any application that needs to allocate fixed-sized objects in the data plane and that will be continuously utilized by the system.

§ §



#### 7.0 Mbuf Library

The mbuf library provides the ability to allocate and free buffers (mbufs) that may be used by the Intel® DPDK application to store message buffers. The message buffers are stored in a mempool, using the Mempool Library.

A rte mbuf struct can carry network packet buffers (type is RTE MBUF PKT) or generic control buffers (type is RTE\_MBUF\_CTRL). This can be extended to other types. The rte mbuf is kept as small as possible (one cache line if possible).

#### 7.1 **Design of Packet Buffers**

For the storage of the packet data (including protocol headers), two approaches were considered:

- 1. Embed metadata within a single memory buffer the structure followed by a fixed size area for the packet data.
- 2. Use separate memory buffers for the metadata structure and for the packet data.

The advantage of the first method is that it only needs one operation to allocate/free the whole memory representation of a packet. On the other hand, the second method is more flexible and allows the complete separation of the allocation of metadata structures from the allocation of packet data buffers.

The first method was chosen for the Intel® DPDK. The metadata contains control information such as message type, length, pointer to the start of the data and a pointer for additional mbuf structures allowing buffer chaining.


Message buffers that are used to carry network packets can handle buffer chaining where multiple buffers are required to hold the complete packet. This is the case for jumbo frames that are composed of many mbufs linked together through their pkt.next field.

For a newly allocated mbuf, the area at which the data begins in the message buffer is RTE PKTMBUF HEADROOM bytes after the beginning of the buffer, which is cache aligned. Message buffers may be used to carry control information, packets, events, and so on between different entities in the system. Message buffers may also use their data pointers to point to other message buffer data sections or other structures.


Figure 7 and Figure 8 show some of these scenarios.



Figure 7. An mbuf with One Segment



## Figure 8. An mbuf with Three Segments



The Buffer Manager implements a fairly standard set of buffer access functions to manipulate network packets.

## 7.2 Buffers Stored in Memory Pools

The Buffer Manager uses the Mempool Library to allocate buffers. Therefore, it ensures that the packet header is interleaved optimally across the channels and ranks for L3 processing. An mbuf contains a field indicating the pool that it originated from. When calling  $\texttt{rte\_ctrlmbuf\_free}(\texttt{m})$  or  $\texttt{rte\_pktmbuf\_free}(\texttt{m})$ , the mbuf returns to its original pool.

June 2013

Reference Number: 326003-002



#### 7.3 Constructors

Packet and control mbuf constructors are provided by the API. The rte pktmbuf init() and rte ctrlmbuf init() functions initialize some fields in the mbuf structure that are not modified by the user once created (mbuf type, origin pool, buffer start address, and so on). This function is given as a callback function to the rte mempool create() function at pool creation time.

#### 7.4 Allocating and Freeing mbufs

Allocating a new mbuf requires the user to specify the mempool from which the mbuf should be taken. For a packet mbuf, it contains one segment, with a length of 0. The pointer to data is initialized to have some bytes of headroom in the buffer (RTE PKTMBUF HEADROOM). For a control mbuf, it is initialized with data pointing to the beginning of the buffer and a length of zero.

Freeing a mbuf means returning it into its original mempool. The content of an mbuf is not modified when it is stored in a pool (as a free mbuf). Fields initialized by the constructor do not need to be re-initialized at mbuf allocation.

When freeing a packet mbuf that contains several segments, all of them are freed and returned to their original mempool.

#### 7.5 Manipulating mbufs

This library provides some functions for manipulating the data in a packet mbuf. For instance:

- · Get data length
- · Get a pointer to the start of data
- Prepend data before data
- · Append data after data
- Remove data at the beginning of the buffer (rte pktmbuf adj())
- Remove data at the end of the buffer (rte pktmbuf trim())

Refer to the Intel® DPDK API Reference for details.

#### 7.6 Meta Information

Some information is retrieved by the network driver and stored in an mbuf to make processing easier. For instance, the VLAN, the RSS hash result (see Poll Mode Driver) and a flag indicating that the checksum was computed by hardware.

An mbuf also contains the input port (where it comes from), and the number of segment mbufs in the chain.

For chained buffers, only the first mbuf of the chain stores this meta information.

#### 7.7 **Direct and Indirect Buffers**

A direct buffer is a buffer that is completely separate and self-contained. An indirect buffer behaves like a direct buffer but for the fact that the data pointer it contains points to data in another direct buffer. This is useful in situations where packets need to be duplicated or fragmented, since indirect buffers provide the means to reuse the same packet data across multiple buffers.



A buffer becomes indirect when it is "attached" to a direct buffer using the rte\_pktmbuf\_attach() function. Each buffer has a reference counter field and whenever an indirect buffer is attached to the direct buffer, the reference counter on the direct buffer is incremented. Similarly, whenever the indirect buffer is detached, the reference counter on the direct buffer is decremented. If the resulting reference counter is equal to 0, the direct buffer is freed since it is no longer in use.

There are a few things to remember when dealing with indirect buffers. First of all, it is not possible to attach an indirect buffer to another indirect buffer. Secondly, for a buffer to become indirect, its reference counter must be equal to 1, that is, it must not be already referenced by another indirect buffer. Finally, it is not possible to reattach an indirect buffer to the direct buffer (unless it is detached first).

While the attach/detach operations can be invoked directly using the recommended rte\_pktmbuf\_attach() and rte\_pktmbuf\_detach() functions, it is suggested to use the higher-level rte\_pktmbuf\_clone() function, which takes care of the correct initialization of an indirect buffer and can clone buffers with multiple segments.

Since indirect buffers are not supposed to actually hold any data, the memory pool for indirect buffers should be configured to indicate the reduced memory consumption. Examples of the initialization of a memory pool for indirect buffers (as well as use case examples for indirect buffers) can be found in several of the sample applications, for example, the IPv4 Multicast sample application.

## 7.8 Debug

In debug mode (CONFIG\_RTE\_MBUF\_DEBUG is enabled), the functions of the mbuf library perform sanity checks before any operation (such as, buffer corruption, bad type, and so on).

## 7.9 Use Cases

All networking application should use mbufs to transport network packets.

§ §



### **Poll Mode Driver** 8.0

The Intel® DPDK includes 1 Gigabit and 10 Gigabit Poll Mode Drivers.

A Poll Mode Driver (PMD) consists of APIs, provided through the BSD driver running in user space, to configure the devices and their respective queues. In addition, a PMD accesses the RX and TX descriptors directly without any interrupts (with the exception of Link Status Change interrupts) to quickly receive, process and deliver packets in the user's application. This section describes the requirements of the PMDs, their global design principles and proposes a high-level architecture and a generic external API for the Ethernet PMDs.

### 8.1 **Requirements and Assumptions**

The Intel® DPDK environment for packet processing applications allows for two models, run-to-completion and pipe-line:

- In the run-to-completion model, a specific port's RX descriptor ring is polled for packets through an API. Packets are then processed on the same core and placed on a port's TX descriptor ring through an API for transmission.
- In the pipe-line model, one core polls one or more port's RX descriptor ring through an API. Packets are received and passed to another core via a ring. The other core continues to process the packet which then may be placed on a port's TX descriptor ring through an API for transmission.

In a synchronous run-to-completion model, each logical core assigned to the Intel® DPDK executes a packet processing loop that includes the following steps:

- · Retrieve input packets through the PMD receive API
- Process each received packet one at a time, up to its forwarding
- Send pending output packets through the PMD transmit API

Conversely, in an asynchronous pipe-line model, some logical cores may be dedicated to the retrieval of received packets and other logical cores to the processing of previously received packets. Received packets are exchanged between logical cores through rings. The loop for packet retrieval includes the following steps:

- · Retrieve input packets through the PMD receive API
- · Provide received packets to processing lcores through packet queues

The loop for packet processing includes the following steps:

- · Retrieve the received packet from the packet queue
- Process the received packet, up to its retransmission if forwarded

To avoid any unnecessary interrupt processing overhead, the execution environment must not use any asynchronous notification mechanisms. Whenever needed and appropriate, asynchronous communication should be introduced as much as possible through the use of rings.

June 2013 Programmer's Guide Reference Number: 326003-002



Avoiding lock contention is a key issue in a multi-core environment. To address this issue, PMDs are designed to work with per-core private resources as much as possible. For example, a PMD maintains a separate transmit queue per-core, per-port. In the same way, every receive queue of a port is assigned to and polled by a single logical core (lcore).

To comply with Non-Uniform Memory Access (NUMA), memory management is designed to assign to each logical core a private buffer pool in local memory to minimize remote memory access. The configuration of packet buffer pools should take into account the underlying physical memory architecture in terms of DIMMS, channels and ranks. The application must ensure that appropriate parameters are given at memory pool creation time. See Mempool Library.

# 8.2 Design Principles

The API and architecture of the Ethernet\* PMDs are designed with the following guidelines in mind.

PMDs must help global policy-oriented decisions to be enforced at the upper application level. Conversely, NIC PMD functions should not impede the benefits expected by upper-level global policies, or worse prevent such policies from being applied.

For instance, both the receive and transmit functions of a PMD have a maximum number of packets/descriptors to poll. This allows a run-to-completion processing stack to statically fix or to dynamically adapt its overall behavior through different global loop policies, such as:

- Receive, process immediately and transmit packets one at a time in a piecemeal fashion.
- Receive as many packets as possible, then process all received packets, transmitting them immediately.
- Receive a given maximum number of packets, process the received packets, accumulate them and finally send all accumulated packets to transmit.

To achieve optimal performance, overall software design choices and pure software optimization techniques must be considered and balanced against available low-level hardware-based optimization features (CPU cache properties, bus speed, NIC PCI bandwidth, and so on). The case of packet transmission is an example of this software/hardware tradeoff issue when optimizing burst-oriented network packet processing engines. In the initial case, the PMD could export only an rte\_eth\_tx\_one function to transmit one packet at a time on a given queue. On top of that, one can easily build an rte\_eth\_tx\_burst function that loops invoking the rte\_eth\_tx\_one function to transmit several packets at a time. However, an rte\_eth\_tx\_burst function is effectively implemented by the PMD to minimize the driver-level transmit cost per packet through the following optimizations:

- Share among multiple packets the un-amortized cost of invoking the rte eth tx one function.
- Enable the rte\_eth\_tx\_burst function to take advantage of burst-oriented hardware features (prefetch data in cache, use of NIC head/tail registers) to minimize the number of CPU cycles per packet, for example by avoiding unnecessary read memory accesses to ring transmit descriptors, or by systematically using arrays of pointers that exactly fit cache line boundaries and sizes.
- Apply burst-oriented software optimization techniques to remove operations that would otherwise be unavoidable, such as ring index wrap back management.

Reference Number: 326003-002



Burst-oriented functions are also introduced via the API for services that are intensively used by the PMD. This applies in particular to buffer allocators used to populate NIC rings, which provide functions to allocate/free several buffers at a time. For example, an mbuf\_multiple\_alloc function returning an array of pointers to rte\_mbuf buffers which speeds up the receive poll function of the PMD when replenishing multiple descriptors of the receive ring.

## 8.3 Logical Cores, Memory and NIC Queues Relationships

The Intel<sup>®</sup> DPDK supports NUMA allowing for better performance when a processor's logical cores and interfaces utilize its local memory. Therefore, mbuf allocation associated with local PCIe\* interfaces should be allocated from memory pools created in the local memory. The buffers should, if possible, remain on the local processor to obtain the best performance results and RX and TX buffer descriptors should be populated with mbufs allocated from a mempool allocated from local memory.

The run-to-completion model also performs better if packet or data manipulation is in local memory instead of a remote processors memory. This is also true for the pipe-line model provided all logical cores used are located on the same processor.

Multiple logical cores should never share receive or transmit queues for interfaces since this would require global locks and hinder performance.

# 8.4 Device Identification and Configuration

### 8.4.1 Device Identification

Each NIC port is uniquely designated by its (bus/bridge, device, function) PCI identifiers assigned by the PCI probing/enumeration function executed at Intel® DPDK initialization. Based on their PCI identifier, NIC ports are assigned two other identifiers:

- A port index used to designate the NIC port in all functions exported by the PMD API.
- A port name used to designate the port in console messages, for administration or debugging purposes. For ease of use, the port name includes the port index.

## 8.4.2 Device Configuration

The configuration of each NIC port includes the following operations:

- · Allocate PCI resources
- · Reset the hardware (issue a Global Reset) to a well-known default state
- · Set up the PHY and the link
- · Initialize statistics counters

The PMD API must also export functions to start/stop the all-multicast feature of a port and functions to set/unset the port in promiscuous mode.

Some hardware offload features must be individually configured at port initialization through specific configuration parameters. This is the case for the Receive Side Scaling (RSS) and Data Center Bridging (DCB) features for example.

# 8.4.3 On-the-Fly Configuration

All device features that can be started or stopped "on the fly" (that is, without stopping the device) do not require the PMD API to export dedicated functions for this purpose.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2013

Reference Number: 326003-002

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

39



All that is required is the mapping address of the device PCI registers to implement the configuration of these features in specific functions outside of the drivers.

For this purpose, the PMD API exports a function that provides all the information associated with a device that can be used to set up a given device feature outside of the driver. This includes the PCI vendor identifier, the PCI device identifier, the mapping address of the PCI device registers, and the name of the driver.

The main advantage of this approach is that it gives complete freedom on the choice of the API used to configure, to start, and to stop such features.

As an example, refer to the configuration of the IEEE1588 feature for the Intel $^{\$}$  82576 Gigabit Ethernet Controller and the Intel $^{\$}$  82599 10 Gigabit Ethernet Controller controllers in the testpmd application.

Other features such as the L3/L4 5-Tuple packet filtering feature of a port can be configured in the same way. Ethernet\* flow control (pause frame) can be configured on the individual port. Refer to the testpmd source code for details. Also, L4 (UDP/TCP/SCTP) checksum offload by the NIC can be enabled for an individual packet as long as the packet mbuf is set up correctly. Refer to the testpmd source code (specifically the csumonly.c file) for details.

That being said, the support of some offload features implies the addition of dedicated status bit(s) and value field(s) into the rte\_mbuf data structure, along with their appropriate handling by the receive/transmit functions exported by each PMD.

For instance, this is the case for the IEEE1588 packet timestamp mechanism, the VLAN tagging and the IP checksum computation, as described in the Section 7.6, "Meta Information" on page 35.

## 8.4.4 Configuration of Transmit and Receive Queues

Each transmit queue is independently configured with the following information:

- · The number of descriptors of the transmit ring
- The socket identifier used to identify the appropriate DMA memory zone from which to allocate the transmit ring in NUMA architectures
- The values of the Prefetch, Host and Write-Back threshold registers of the transmit queue
- The minimum transmit packets to free threshold (tx\_free\_thresh). When the number of descriptors used to transmit packets exceeds this threshold, the network adaptor should be checked to see if it has written back descriptors. A value of 0 can be passed during the TX queue configuration to indicate the default value should be used. The default value for tx\_free\_thresh is 32. This ensures that the PMD does not search for completed descriptors until at least 32 have been processed by the NIC for this queue.
- The minimum RS bit threshold. The minimum number of transmit descriptors to use before setting the Report Status (RS) bit in the transmit descriptor. Note that this parameter may only be valid for Intel 10 GbE network adapters. The RS bit is set on the last descriptor used to transmit a packet if the number of descriptors used since the last RS bit setting, up to the first descriptor used to transmit the packet, exceeds the transmit RS bit threshold (tx\_rs\_thresh). In short, this parameter controls which transmit descriptors are written back to host memory by the network adapter. A value of 0 can be passed during the TX queue configuration to indicate that the default value should be used. The default value for tx\_rs\_thresh is 32. This ensures that at least 32 descriptors are used before the network adapter writes back the most recently used descriptor. This saves upstream PCIe\* bandwidth resulting from TX descriptor write-backs. It is important to note that the TX Write-back threshold (TX wthresh) should be set to 0 when



tx\_rs\_thresh is greater than 1. Refer to the Intel® 82599 10 Gigabit Ethernet Controller Datasheet for more details.

The following constraints must be satisfied for tx free thresh and tx rs thresh:

- tx rs thresh must be greater than 0.
- tx rs thresh must be less than the size of the ring minus 2.
- tx rs thresh must be less than or equal to tx\_free\_thresh.
- tx free thresh must be greater than 0.
- tx\_free\_thresh must be less than the size of the ring minus 3.
- For optimal performance, TX wthresh should be set to 0 when tx\_rs\_thresh is greater than 1.

One descriptor in the TX ring is used as a sentinel to avoid a hardware race condition, hence the maximum threshold constraints.

Note:

When configuring for DCB operation, at port initialization, both the number of transmit queues and the number of receive queues must be set to 128.

### 8.5 Poll Mode Driver API

## 8.5.1 Generalities

By default, all functions exported by a PMD are lock-free functions that are assumed not to be invoked in parallel on different logical cores to work on the same target object. For instance, a PMD receive function cannot be invoked in parallel on two logical cores to poll the same RX queue of the same port. Of course, this function can be invoked in parallel by different logical cores on different RX queues. It is the responsibility of the upper-level application to enforce this rule.

If needed, parallel accesses by multiple logical cores to shared queues can be explicitly protected by dedicated inline lock-aware functions built on top of their corresponding lock-free functions of the PMD API.

## 8.5.2 Generic Packet Representation

A packet is represented by an rte\_mbuf structure, which is a generic metadata structure containing all necessary housekeeping information. This includes fields and status bits corresponding to offload hardware features, such as checksum computation of IP headers or VLAN tags.

The rte\_mbuf data structure includes specific fields to represent, in a generic way, the offload features provided by network controllers. For an input packet, most fields of the rte\_mbuf structure are filled in by the PMD receive function with the information contained in the receive descriptor. Conversely, for output packets, most fields of rte\_mbuf structures are used by the PMD transmit function to initialize transmit descriptors.

The mbuf structure is fully described in the Mbuf Library chapter.

### 8.5.3 Ethernet Device API

The Ethernet device API exported by the Ethernet PMDs is described in the *Intel® DPDK API Reference*.

§ §



# 9.0 Timer Library

The Timer library provides a timer service to  $Intel^{@}$  DPDK execution units to enable execution of callback functions asynchronously. Features of the library are:

- Timers can be periodic (multi-shot) or single (one-shot).
- Timers can be loaded from one core and executed on another. It has to be specified in the call to rte timer reset().
- Timers provide high precision (depends on the call frequency to rte\_timer\_manage() that checks timer expiration for the local core).
- If not required in the application, timers can be disabled at compilation time by not calling the rte\_timer\_manage() to increase performance.

The timer library uses the rte\_get\_hpet\_cycles() function that uses the High Precision Event Timer (HPET) to provide a reliable time reference.

This library provides an interface to add, delete and restart a timer. The API is based on BSD callout () with a few differences. Refer to the callout manual.

# 9.1 Implementation Details

Each lcore contains three lists: a list of pending timers, a list of expired timers, and a list of done timers. The roles of these lists are explained in the following figure.

These lists are accessed when resetting or stopping a timer and in the rte\_timer\_manage() function, which runs the expired timers. To read or update these lists, the core must take a per-lcore lock to avoid concurrent modifications.

A timer structure contains a special field called status, which is a union of a timer state (stopped, pending, running, config) and an owner (lcore id). Depending on the timer state, we know if a timer is present in a list or not:

- STOPPED: no owner, not in a list
- CONFIG: owned by a core, must not be modified by another core, maybe in a list or not, depending on previous state
- PENDING: owned by a core, present in a list (pending, expired, or done list)
- RUNNING: owned by a core, must not be modified by another core, present in a list (pending, expired, or done list)

Resetting or stopping a timer while it is in a CONFIG or RUNNING state is not allowed. When modifying the state of a timer, a Compare and Swap instruction should be used to guarantee that the status (state+owner) is modified atomically.


Figure 9 shows an example of a timer operation.

June 2013

Reference Number: 326003-002



Figure 9. Timer Operation



## 9.2 Use Cases

The timer library is used for periodic calls, such as garbage collectors, or some state machines (ARP, bridging, and so on).

## 9.3 References

- callout manual The callout facility that provides timers with a mechanism to execute a function at a given time.
- HPET Information about the High Precision Event Timer (HPET).

§ §

Intel® Data Plane Development Kit (Intel® DPDK)

June 2013 Programmer's Guide

Reference Number: 326003-002 43



# 10.0 Hash Library

The Intel<sup>®</sup> DPDK provides a Hash Library for creating hash table for fast lookup. The hash table is a data structure optimized for searching through a set of entries that are each identified by a unique key. For increased performance the Intel<sup>®</sup> DPDK Hash requires that all the keys have the same number of bytes which is set at the hash creation time.

## 10.1 Hash API Overview

The main configuration parameters for the hash are:

- · Total number of hash entries
- · Size of the key in bytes

The hash also allows the configuration of some low-level implementation related parameters such as:

- · Hash function to translate the key into a bucket index
- · Number of entries per bucket

The main methods exported by the hash are:

- Add entry with key: The key is provided as input. If a new entry is successfully
  added to the hash for the specified key, or there is already an entry in the hash for
  the specified key, then the position of the entry is returned. If the operation was
  not successful, for example due to lack of free entries in the hash, then a negative
  value is returned;
- Delete entry with key: The key is provided as input. If an entry with the specified key is found in the hash, then the entry is removed from the hash and the position where the entry was found in the hash is returned. If no entry with the specified key exists in the hash, then a negative value is returned
- Lookup for entry with key: The key is provided as input. If an entry with the specified key is found in the hash (lookup hit), then the position of the entry is returned, otherwise (lookup miss) a negative value is returned.

The current hash implementation handles the key management only. The actual data associated with each key has to be managed by the user using a separate table that mirrors the hash in terms of number of entries and position of each entry, as shown in the Flow Classification use case describes in the following sections.

The example hash tables in the L2/L3 Forwarding sample applications defines which port to forward a packet to based on a packet flow identified by the five-tuple lookup. However, this table could also be used for more sophisticated features and provide many other functions and actions that could be performed on the packets and flows.



# 10.2 Implementation Details

The hash table is implemented as an array of entries which is further divided into buckets, with the same number of consecutive array entries in each bucket. For any input key, there is always a single bucket where that key can be stored in the hash, therefore only the entries within that bucket need to be examined when the key is looked up. The lookup speed is achieved by reducing the number of entries to be scanned from the total number of hash entries down to the number of entries in a hash bucket, as opposed to the basic method of linearly scanning all the entries in the array. The hash uses a hash function (configurable) to translate the input key into a 4-byte key signature. The bucket index is the key signature modulo the number of hash buckets. Once the bucket is identified, the scope of the hash add, delete and lookup operations is reduced to the entries in that bucket.

To speed up the search logic within the bucket, each hash entry stores the 4-byte key signature together with the full key for each hash entry. For large key sizes, comparing the input key against a key from the bucket can take significantly more time than comparing the 4-byte signature of the input key against the signature of a key from the bucket. Therefore, the signature comparison is done first and the full key comparison done only when the signatures matches. The full key comparison is still necessary, as two input keys from the same bucket can still potentially have the same 4-byte hash signature, although this event is relatively rare for hash functions providing good uniform distributions for the set of input keys.

## 10.3 Use Case: Flow Classification

Flow classification is used to map each input packet to the connection/flow it belongs to. This operation is necessary as the processing of each input packet is usually done in the context of their connection, so the same set of operations is applied to all the packets from the same flow.

Applications using flow classification typically have a flow table to manage, with each separate flow having an entry associated with it in this table. The size of the flow table entry is application specific, with typical values of 4, 16, 32 or 64 bytes.

Each application using flow classification typically has a mechanism defined to uniquely identify a flow based on a number of fields read from the input packet that make up the flow key. One example is to use the DiffServ 5-tuple made up of the following fields of the IP and transport layer packet headers: Source IP Address, Destination IP Address, Protocol, Source Port, Destination Port.

The Intel<sup>®</sup> DPDK hash provides a generic method to implement an application specific flow classification mechanism. Given a flow table implemented as an array, the application should create a hash object with the same number of entries as the flow table and with the hash key size set to the number of bytes in the selected flow key.

The flow table operations on the application side are described below:

- Add flow: Add the flow key to hash. If the returned position is valid, use it to access
  the flow entry in the flow table for adding a new flow or updating the information
  associated with an existing flow. Otherwise, the flow addition failed, for example
  due to lack of free entries for storing new flows.
- Delete flow: Delete the flow key from the hash. If the returned position is valid, use
  it to access the flow entry in the flow table to invalidate the information associated
  with the flow.
- Lookup flow: Lookup for the flow key in the hash. If the returned position is valid (flow lookup hit), use the returned position to access the flow entry in the flow table. Otherwise (flow lookup miss) there is no flow registered for the current packet.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2013

Reference Number: 326003-002

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

45



# 10.4 References

• Donald E. Knuth, *The Art of Computer Programming, Volume 3: Sorting and Searching (2nd Edition)*, 1998, Addison-Wesley Professional

§ §



### **LPM Library** 11.0

The Intel® DPDK LPM library component implements the Longest Prefix Match (LPM) table search method for 32-bit keys that is typically used to find the best route match in IP forwarding applications.

### 11.1 LPM API Overview

The main configuration parameter for LPM component instances is the maximum number of rules to support. An LPM prefix is represented by a pair of parameters (32bit key, depth), with depth in the range of 1 to 32. An LPM rule is represented by an LPM prefix and some user data associated with the prefix. The prefix serves as the unique identifier of the LPM rule. In this implementation, the user data is 1-byte long and is called next hop, in correlation with its main use of storing the ID of the next hop in a routing table entry.

The main methods exported by the LPM component are:

- · Add LPM rule: The LPM rule is provided as input. If there is no rule with the same prefix present in the table, then the new rule is added to the LPM table. If a rule with the same prefix is already present in the table, the next hop of the rule is updated. An error is returned when there is no available rule space left.
- Delete LPM rule: The prefix of the LPM rule is provided as input. If a rule with the specified prefix is present in the LPM table, then it is removed.
- Lookup LPM key: The 32-bit key is provided as input. The algorithm selects the rule that represents the best match for the given key and returns the next hop of that rule. In the case that there are multiple rules present in the LPM table that have the same 32-bit key, the algorithm picks the rule with the highest depth as the best match rule, which means that the rule has the highest number of most significant bits matching between the input key and the rule key.

### 11.2 **Implementation Details**

The current implementation uses a variation of the DIR-24-8 algorithm that trades memory usage for improved LPM lookup speed. The algorithm allows the lookup operation to be performed with typically a single memory read access. In the statistically rare case when the best match rule has a depth bigger than 24, the lookup operation requires two memory read accesses. Therefore, the performance of the LPM lookup operation is greatly influenced by whether the specific memory location is present in the processor cache or not.

### 11.3 **Use Case: IPv4 Forwarding**

The LPM algorithm is used to implement Classless Inter-Domain Routing (CIDR) strategy used by routers implementing IPv4 forwarding.

June 2013 Programmer's Guide Reference Number: 326003-002



# 11.4 References

- RFC1519 Classless Inter-Domain Routing (CIDR): an Address Assignment and Aggregation Strategy, http://www.ietf.org/rfc/rfc1519
- Pankaj Gupta, Algorithms for Routing Lookups and Packet Classification, PhD Thesis, Stanford University, 2000 (http://klamath.stanford.edu/~pankaj/thesis/thesis\_1sided.pdf`)

§ §

§ §



### 12.0 **Multi-process Support**

In the Intel® DPDK, multi-process support is designed to allow a group of Intel® DPDK processes to work together in a simple transparent manner to perform packet processing, or other workloads, on Intel® architecture hardware. To support this functionality, a number of additions have been made to the core Intel® DPDK Environment Abstraction Layer (EAL).

The EAL has been modified to allow different types of Intel® DPDK processes to be spawned, each with different permissions on the hugepage memory used by the applications. For now, there are two types of process specified:

- primary processes, which can initialize and which have full permissions on shared memory
- secondary processes, which cannot initialize shared memory, but can attach to preinitialized shared memory and create objects in it.

Standalone Intel<sup>®</sup> DPDK processes are primary processes, while secondary processes can only run alongside a primary process or after a primary process has already configured the hugepage shared memory for them.

To support these two process types, and other multi-process setups described later, two additional command-line parameters are available to the EAL:

- --proc-type: for specifying a given process instance as the primary or secondary Intel® DPDK instance
- --file-prefix: to allow processes that do not want to co-operate to have different memory regions

A number of example applications are provided that demonstrate how multiple Intel® DPDK processes can be used together. These are more fully documented in the "Multi-process Sample Application" chapter in the Intel® DPDK Sample Application's User Guide.

### 12.1 **Memory Sharing**

The key element in getting a multi-process application working using the Intel® DPDK is to ensure that memory resources are properly shared among the processes making up the multi-process application. Once there are blocks of shared memory available that can be accessed by multiple processes, then issues such as inter-process communication (IPC) becomes much simpler.

On application start-up in a primary or standalone process, the Intel DPDK records to memory-mapped files the details of the memory configuration it is using - hugepages in use, the virtual addresses they are mapped at, the number of memory channels present, etc. When a secondary process is started, these files are read and the EAL recreates the same memory configuration in the secondary process so that all memory zones are shared between processes and all pointers to that memory are valid, and point to the same objects, in both processes.

Note:

Refer to the Section 12.3, "Multi-process Limitations" on page 51 for details of how Linux kernel Address-Space Layout Randomization (ASLR) can affect memory sharing.

June 2013 Programmer's Guide Reference Number: 326003-002






Figure 10. Memory Sharing in the Intel® DPDK Multi-process Sample Application

The EAL also supports an auto-detection mode (set by EAL --proc-type=auto flag), whereby an Intel® DPDK process is started as a secondary instance if a primary instance is already running.

# 12.2 Deployment Models

## 12.2.1 Symmetric/Peer Processes

Intel® DPDK multi-process support can be used to create a set of peer processes where each process performs the same workload. This model is equivalent to having multiple threads each running the same main-loop function, as is done in most of the supplied Intel® DPDK sample applications. In this model, the first of the processes spawned should be spawned using the --proc-type=primary EAL flag, while all subsequent instances should be spawned using the --proc-type=secondary flag.

The simple\_mp and symmetric\_mp sample applications demonstrate this usage model. They are described in the "Multi-process Sample Application" chapter in the Intel® DPDK Sample Application's User Guide.

## 12.2.2 Asymmetric/Non-Peer Processes

An alternative deployment model that can be used for multi-process applications is to have a single primary process instance that acts as a load-balancer or server distributing received packets among worker or client threads, which are run as secondary processes. In this case, extensive use of rte\_ring objects is made, which are located in shared hugepage memory.



The client server mp sample application shows this usage model. It is described in the "Multi-process Sample Application" chapter in the Intel® DPDK Sample Application's User Guide.

### Running Multiple Independent Intel® DPDK Applications 12.2.3

In addition to the above scenarios involving multiple Intel  $^{\circledR}$  DPDK processes working together, it is possible to run multiple Intel  $^{\circledR}$  DPDK processes side-by-side, where those processes are all working independently. Support for this usage scenario is provided using the --file-prefix parameter to the EAL.

By default, the EAL creates hugepage files on each hugetlbfs filesystem using the rtemap X filename, where X is in the range 0 to the maximum number of hugepages -1. Similarly, it creates shared configuration files, memory mapped in each process, using the /var/run/.rte config filename, when run as root (or \$HOME/.rte config when run as a non-root user; if filesystem and device permissions are set up to allow this). The rte part of the filenames of each of the above is configurable using the file-prefix parameter.

In addition to specifying the file-prefix parameter, any Intel® DPDK applications that are to be run side-by-side must explicitly limit their memory use. This is done by passing the -m flag to each process to specify how much hugepage memory, in megabytes, each process can use (or passing --socket-mem to specify how much hugepage memory on each socket each process can use).

Note:

Independent Intel® DPDK instances running side-by-side on a single machine cannot share any network ports. Any network ports being used by one process should be blacklisted in every other process.

### Running Multiple Independent Groups of Intel® DPDK 12.2.4 **Applications**

In the same way that it is possible to run independent Intel® DPDK applications sideby-side on a single system, this can be trivially extended to multi-process groups of Intel® DPDK applications running side-by-side. In this case, the secondary processes must use the same --file-prefix parameter as the primary process whose shared memory they are connecting to.

Note:

All restrictions and issues with multiple independent Intel® DPDK processes running side-by-side apply in this usage scenario also.

### 12.3 **Multi-process Limitations**

There are a number of limitations to what can be done when running Intel® DPDK multi-process applications. Some of these are documented below:

- The multi-process feature requires that the exact same hugepage memory mappings be present in all applications. The Linux security feature - Address-Space Layout Randomization (ASLR) can interfere with this mapping, so it may be necessary to disable this feature in order to reliably run multi-process applications. Note: Disabling Address-Space Layout Randomization (ASLR) may have security implications, so it is recommended that it be disabled only when absolutely necessary, and only when the implications of this change have been understood.
- All Intel® DPDK processes running as a single application and using shared memory must have distinct coremask arguments. It is not possible to have a primary and secondary instance, or two secondary instances, using any of the same logical cores. Attempting to do so can cause corruption of memory pool caches, among other issues.

June 2013 Programmer's Guide Reference Number: 326003-002

June 2013

Reference Number: 326003-002



- Since the Intel<sup>®</sup> DPDK is now thread-safe, memory (memzone) allocation/ reservation from hugepage memory is no longer limited to the primary process as in earlier releases of the Intel<sup>®</sup> DPDK. In the primary process, all that is necessary is the initialization of hugepage memory early during EAL startup.
- The delivery of interrupts, such as Ethernet\* device link status interrupts, do not work in secondary processes. All interrupts are triggered inside the primary process only. Any application needing interrupt notification in multiple processes should provide its own mechanism to transfer the interrupt information from the primary process to any secondary process that needs the information.
- The use of function pointers between multiple processes running based of different compiled binaries is not supported, since the location of a given function in one process may be different to its location in a second. This prevents the librte\_hash library from behaving properly as in a multi-threaded instance, since it uses a pointer to the hash function internally.
- Depending upon the hardware in use, and the number of Intel<sup>®</sup> DPDK processes used, it may not be possible to have HPET timers available in each Intel<sup>®</sup> DPDK instance. The minimum number of HPET comparators available to Linux\* userspace can be just a single comparator, which means that only the first, primary Intel<sup>®</sup> DPDK process instance can open and mmap /dev/hpet. All other Intel<sup>®</sup> DPDK process instances use the chip TSC as a fallback if the HPET cannot be used.

88



### **IXGBE/IGB Virtual Function Driver** 13.0

Supported Intel® Ethernet Controllers (see the Intel® DPDK Release Notes for details) support the following modes of operation in a virtualized environment:

- SR-IOV mode: Involves direct assignment of part of the port resources to different quest operating systems using the PCI-SIG Single Root I/O Virtualization (SR IOV) standard, also known as "native mode" or "pass-through" mode. In this chapter, this mode is referred to as IOV mode.
- VMDq mode: Involves central management of the networking resources by an IO Virtual Machine (IOVM) or a Virtual Machine Monitor (VMM), also known as "software switch acceleration" mode. In this chapter, this mode is referred to as the Next Generation VMDq mode.

### SR-IOV Mode Utilization in an Intel® DPDK Environment 13.1

The Intel® DPDK uses the SR-IOV feature for hardware-based I/O sharing in IOV mode. Therefore, it is possible to partition SR-IOV capability on Ethernet controller NIC resources logically and expose them to a virtual machine as a separate PCI function called a "Virtual Function". Refer to Figure 11.

Therefore, a NIC is logically distributed among multiple virtual machines (as shown in Figure 11), while still having global data in common to share with the Physical Function and other Virtual Functions. The Intel® DPDK igbvf or ixgbevf as a Poll Mode Driver (PMD) serves for the Intel® 82576 Gigabit Ethernet Controller, Intel® Ethernet Controller I350 family, or Intel® 82599 10 Gigabit Ethernet Controller NIC's virtual PCI function. Meanwhile the Intel® DPDK Poll Mode Driver (PMD) also supports "Physical Function" of such NIC's on the host.

The Intel® DPDK PF/VF Poll Mode Driver (PMD) supports the Layer 2 switch on Intel® 82576 Gigabit Ethernet Controller, Intel® Ethernet Controller I350 family, and Intel® 82599 10 Gigabit Ethernet Controller NICs so that guest can choose it for inter virtual machine traffic in SR-IOV mode.

For more detail on SR-IOV, please refer to the following documents:

- SR-IOV provides hardware based I/O sharing
- PCI-SIG-Single Root I/O Virtualization Support on IA
- Scalable I/O Virtualized Servers

June 2013 Programmer's Guide Reference Number: 326003-002






Figure 11. Virtualization for a Single Port NIC in SR-IOV Mode

## 13.1.1 Physical and Virtual Function Infrastructure

The following describes the Physical Function and Virtual Functions infrastructure for the supported Ethernet Controller NICs.

Virtual Functions operate under the respective Physical Function on the same NIC Port and therefore have no access to the global NIC resources that are shared between other functions for the same NIC port.

A Virtual Function has basic access to the queue resources and control structures of the queues assigned to it. For global resource access, a Virtual Function has to send a request to the Physical Function for that port, and the Physical Function operates on the global resources on behalf of the Virtual Function. For this out-of-band communication, an SR-IOV enabled NIC provides a memory buffer for each Virtual Function, which is called a "Mailbox".

# 13.1.1.1 Intel® 82599 10 Gigabit Ethernet Controller VF Infrastructure

The programmer can enable a maximum of 63 Virtual Functions and there must be one Physical Function per Intel® 82599 10 Gigabit Ethernet Controller NIC port. The reason for this is that the device allows for a maximum of 128 queues per port and a



virtual/physical function has to have at least one queue pair (RX/TX). The current implementation of the Intel<sup>®</sup> DPDK ixgbevf driver supports a single queue pair (RX/TX) per Virtual Function and the host must have a Physical Function configured by the Linux\* ixgbe driver (in the case of the Linux Kernel-based Virtual Machine [KVM]).

For example,

```
rmmod ixgbe (To remove the ixgbe module)
insmod ixgbe max vfs=2,2 (To enable two Virtual Functions per port)
```

Virtual Function enumeration is performed in the following sequence by the Linux\* pci driver for a dual-port NIC. When you enable the four Virtual Functions with the above command, the four enabled functions have a Function# represented by (Bus#, Device#, Function#) in sequence starting from 0 to 3. However:

- Virtual Functions 0 and 2 belong to Physical Function 0
- · Virtual Functions 1 and 3 belong to Physical Function 1

Note: The above is an important consideration to take into account when targeting specific packets to a selected port.

# 13.1.1.2 Intel<sup>®</sup> 82576 Gigabit Ethernet Controller and Intel<sup>®</sup> Ethernet Controller I350 Family VF Infrastructure

In a virtualized environment, an  $Intel^{\circledR}$  82576 Gigabit Ethernet Controller serves up to eight virtual machines (VMs). The controller has 16 TX and 16 RX queues. They are generally referred to (or thought of) as queue pairs (one TX and one RX queue). This gives the controller 16 queue pairs.

A pool is a group of queue pairs for assignment to the same VF, used for transmit and receive operations. The controller has eight pools, with each pool containing two queue pairs, that is, two TX and two RX queues assigned to each VF.

In a virtualized environment, an Intel<sup>®</sup> Ethernet Controller 1350 family device serves up to eight virtual machines (VMs) per port. The eight queues can be accessed by eight different VMs if configured correctly, that means, one Transmit and one Receive queues assigned to each VF.

For example,

```
rmmod igb (To remove the igb module)
insmod igb max_vfs=2,2 (To enable two Virtual Functions per port)
```

Virtual Function enumeration is performed in the following sequence by the Linux\* pci driver for a four-port NIC. When you enable the four Virtual Functions with the above command, the four enabled functions have a Function# represented by (Bus#, Device#, Function#) in sequence, starting from 0 to 7. However:

- Virtual Functions 0 and 4 belong to Physical Function 0
- · Virtual Functions 1 and 5 belong to Physical Function 1
- Virtual Functions 2 and 6 belong to Physical Function 2
- Virtual Functions 3 and 7 belong to Physical Function 3

*Note:* The above is an important consideration to take into account when targeting specific packets to a selected port.

June 2013 Progr Reference Number: 326003-002



## 13.1.2 Validated Hypervisors

The validated hypervisor is:

• KVM (Kernel Virtual Machine) with Qemu, version 0.14.0

However, the hypervisor is bypassed to configure the Virtual Function devices using the Mailbox interface, the solution is hypervisor-agnostic. Xen\* and VMware\* (when SR-IOV is supported) will also be able to support the Intel<sup>®</sup> DPDK with Virtual Function driver support.

## 13.1.3 Expected Guest Operating System in Virtual Machine

The expected guest operating systems in a virtualized environment are:

- Fedora\* 14 (64-bit)
- Ubuntu\* 10.04 (64-bit)

For supported kernel versions, refer to the Intel® DPDK Release Notes.

# 13.2 Setting Up a KVM Virtual Machine Monitor

The following describes a target environment:

- · Host Operating System: Fedora 14
- Hypervisor: KVM (Kernel Virtual Machine) with Qemu version 0.14.0
- · Guest Operating System: Fedora 14
- Linux Kernel Version: Refer to the Intel® DPDK Getting Started Guide
- Target Applications: 12fwd-vf, 13fwd-vf

The setup procedure is as follows:

- 1. Before booting the Host OS, open BIOS setup and enable Intel® VT features.
- 2. While booting the Host OS kernel, pass the intel\_iommu=on kernel command line argument using GRUB.
- 3. Download qemu-kvm-0.14.0 from http://sourceforge.net/projects/kvm/files/gemu-kvm/ and install it in the Host OS using the following steps:

When using a recent kernel (2.6.25+) with kvm modules included:

```
tar xzf qemu-kvm-release.tar.gz
cd qemu-kvm-release
./configure --prefix=/usr/local/kvm
make
sudo make install
sudo /sbin/modprobe kvm-intel
```

When using an older kernel, or a kernel from a distribution without the kvm modules, you must download (from the same link), compile and install the modules yourself:

```
tar xjf kvm-kmod-release.tar.bz2
cd kvm-kmod-release
./configure
make
sudo make install
sudo /sbin/modprobe kvm-intel
```



gemu-kvm installs in the /usr/local/bin directory. For more details about KVM configuration and usage, please refer to: http://www.linux-kvm.org/page/HOWTO1.

- 4. Create a Virtual Machine and install Fedora 14 on the Virtual Machine. This is referred to as the Guest Operating System (Guest OS).
- 5. Download and install the latest ixqbe driver from: http:// downloadcenter.intel.com/Detail\_Desc.aspx?agr=Y&DwnldID=14687
- 6. In the Host OS, unload the Linux ixgbe driver and reload it with the max\_vfs=2,2 argument:

```
rmmod ixqbe
"modprobe ixgbe max vfs=2,2"
```

Note that you need to explicitly specify number of vfs for each port, for example, in the command above, it creates two vfs for the first two ixqbe ports.

Let say we have a machine with four physical ixqbe ports:

```
0000:02:00.0
0000:02:00.1
0000:0e:00.0
0000:0e:00.1
```

The command above creates two vfs for device 0000:02:00.0:

ls -alrt /sys/bus/pci/devices/0000\:02\:00.0/virt\*

```
lrwxrwxrwx. 1 root root 0 Apr 13 05:40 /sys/bus/pci/devices/0000:02:00.0/
virtfn1 -> ../0000:02:10.2
lrwxrwxrwx. 1 root root 0 Apr 13 05:40 /sys/bus/pci/devices/0000:02:00.0/
virtfn0 -> ../0000:02:10.0
```

It also creates two vfs for device 0000:02:00.1:

```
ls -alrt /sys/bus/pci/devices/0000\:02\:00.1/virt*
lrwxrwxrwx. 1 root root 0 Apr 13 05:51 /sys/bus/pci/devices/0000:02:00.1/
virtfn1 -> ../0000:02:10.3
lrwxrwxrwx. 1 root root 0 Apr 13 05:51 /sys/bus/pci/devices/0000:02:00.1/
virtfn0 -> ../0000:02:10.1
```

- 7. List the PCI devices connected and notice that the Host OS shows two Physical Functions (traditional ports) and four Virtual Functions (two for each port). This is the result of the previous step.
- 8. Insert the pci stub module to hold the PCI devices that are freed from the default driver using the following command:

```
sudo /sbin/modprobe pci-stub
```

Unbind the default driver from the PCI devices representing the Virtual Functions. A script to perform this action is as follows:

```
echo "8086 10ed" > /sys/bus/pci/drivers/pci-stub/new id
echo 0000:08:10.0 > /sys/bus/pci/devices/0000:08:10.0/driver/unbind
echo 0000:08:10.0 > /sys/bus/pci/drivers/pci-stub/bind
```

where, 0000:08:10.0 belongs to the Virtual Function visible in the Host OS.

Programmer's Guide June 2013 Reference Number: 326003-002



9. Now, start the Virtual Machine by running the following command:

```
/usr/local/kvm/bin/qemu-system-x86_64 -m 4096 -smp 4 -boot c -hda lucid.gcow2 -device pci-assign,host=08:10.0
```

### where:

- -m = memory to assign
- -smp = number of smp cores
- -boot = boot option
- -hda = virtual disk image
- -device = device to attach

### Notes:

- The pci-assign, host=08:10.0 value indicates that you want to attach a PCI device to a Virtual Machine and the respective (Bus: Device. Function) numbers should be passed for the Virtual Function to be attached.
- qemu-kvm-0.14.0 allows a maximum of four PCI devices assigned to a VM, but this is qemu-kvm version dependent since qemu-kvm-0.14.1 allows a maximum of five PCI devices.
- qemu-system-x86\_64 also has a -cpu command line option that is used to select the cpu\_model to emulate in a Virtual Machine. Therefore, it can be used as:

```
/usr/local/kvm/bin/qemu-system-x86_64 -cpu ?
(to list all available cpu_models)

/usr/local/kvm/bin/qemu-system-x86_64 -m 4096 -cpu host -smp 4 -boot c -hda lucid.qcow2 -device pci-assign,host=08:10.0
(to use the same cpu_model equivalent to the host cpu)
```

For more information, please refer to: http://wiki.gemu.org/Features/CPUModels

- 10. Finally, access the Guest OS using vncviewer with the localhost:5900 port and check the lspci command output in the Guest OS. The virtual functions will be listed as available for use.
- 11. Configure and install the Intel® DPDK with an x86\_64-default-linuxapp-gcc configuration on the Guest OS as normal, that is, there is no change to the normal installation procedure.

```
make config T=x86_64-default-linuxapp-gcc O=x86_64-default-linuxapp-gcc
cd x86_64-default-linuxapp-gcc
make
```

**Note**: If you are unable to compile the Intel<sup>®</sup> DPDK and you are getting "error: CPU you selected does not support x86-64 instruction set", power off the Guest OS and start the virtual machine with the correct -cpu option in the qemu-system-x86\_64 command as shown in step 9. You must select the best x86\_64 cpu model to emulate or you can select host option if available.


12. Run the Intel® DPDK 12fwd-vf sample application in the Guest OS with Hugepages enabled. For the expected benchmark performance, you must pin the cores from the Guest OS to the Host OS (taskset can be used to do this) and you must also look at the PCI Bus layout on the board to ensure you are not running the traffic over the QPI Inteface.



### Notes:

- The Virtual Machine Manager (the Fedora package name is virt-manager) is a utility for virtual machine management that can also be used to create, start, stop and delete virtual machines. If this option is used, step 2 and 6 in the instructions provided will be different.
- virsh, a command line utility for virtual machine management, can also be used to bind and unbind devices to a virtual machine in Ubuntu. If this option is used, step 6 in the instructions provided will be different.
- The Virtual Machine Monitor (see Figure 12) is equivalent to a Host OS with KVM installed as described in the instructions.

Figure 12. Performance Benchmark Setup



Intel® Data Plane Development Kit (Intel® DPDK)
June 2013
Reference Number: 326003-002
Intel® Data Plane Development Kit (Intel® DPDK)
Programmer's Guide



# 14.0 Driver for VM Emulated Devices

The Intel® DPDK EM poll mode driver supports the following emulated devices:

- qemu-kvm emulated Intel $^{\circledR}$  82540EM Gigabit Ethernet Controller (qemu e1000 device)
- VMware\* emulated Intel<sup>®</sup> 82545EM Gigabit Ethernet Controller
- VMware emulated Intel<sup>®</sup> 8274L Gigabit Ethernet Controller.

# 14.1 Validated Hypervisors

The validated hypervisors are:

- KVM (Kernel Virtual Machine) with Qemu, version 0.14.0
- KVM (Kernel Virtual Machine) with Qemu, version 0.15.1
- VMware ESXi 5.0, Update 1

# 14.2 Expected Guest Operating System in Virtual Machine

The expected guest operating system in a virtualized environment is:

• Fedora\* 14 (64-bit)

For supported kernel versions, refer to the *Intel® DPDK Release Notes*.

# 14.3 Setting Up a KVM Virtual Machine

The following describes a target environment:

- · Host Operating System: Fedora 14
- Hypervisor: KVM (Kernel Virtual Machine) with Qemu version, 0.14.0
- · Guest Operating System: Fedora 14
- Linux Kernel Version: Refer to the Intel® DPDK Getting Started Guide
- · Target Applications: testpmd

The setup procedure is as follows:

1. 1. Download qemu-kvm-0.14.0 from http://sourceforge.net/projects/kvm/files/qemu-kvm/ and install it in the Host OS using the following steps:

When using a recent kernel (2.6.25+) with kvm modules included:

```
tar xzf qemu-kvm-release.tar.gz
cd qemu-kvm-release
./configure --prefix=/usr/local/kvm
```



```
make
sudo make install
sudo /sbin/modprobe kvm-intel
```

When using an older kernel or a kernel from a distribution without the kvm modules, you must download (from the same link), compile and install the modules yourself:

```
tar xjf kvm-kmod-release.tar.bz2
cd kvm-kmod-release
./configure
make
sudo make install
sudo /sbin/modprobe kvm-intel
```

Note that gemu-kvm installs in the /usr/local/bin directory.

For more details about KVM configuration and usage, please refer to: http://www.linux-kvm.org/page/HOWTO1.

- 2. Create a Virtual Machine and install Fedora 14 on the Virtual Machine. This is referred to as the Guest Operating System (Guest OS).
- 3. Start the Virtual Machine with at least one emulated e1000 device.

Note that Qemu provides several choices for the emulated network device backend. Most commonly used is a TAP networking backend that uses a TAP networking device in the host. For more information about Qemu supported networking backends and different options for configuring networking at Qemu, please refer to:

- http://www.linux-kvm.org/page/Networking
- http://wiki.gemu.org/Documentation/Networking
- http://qemu.weilnetz.de/qemu-doc.html

For example, to start a VM with two emulated e1000 devices, issue the following command:

```
/usr/local/kvm/bin/qemu-system-x86 64 -cpu host -smp 4 -hda qemu1.raw -m 1024
-net nic, model=e1000, vlan=1, macaddr=DE:AD:1E:00:00:01
-net tap, vlan=1, ifname=tapvm01, script=no, downscript=no
-net nic, model=e1000, vlan=2, macaddr=DE:AD:1E:00:00:02
-net tap,vlan=2,ifname=tapvm02,script=no,downscript=no
```

### where:

```
— -m = memory to assign
— -smp = number of smp cores
— -hda = virtual disk image
```

This command starts a new virtual machine with two emulated 82540EM devices, backed up with two TAP networking host interfaces, tapvm01 and tapvm02.

```
# ip tuntap show
tapvm01: tap
tapvm02: tap
```

4. Configure your TAP networking interfaces using ip/ifconfig tools.

Programmer's Guide June 2013 Reference Number: 326003-002 61



5. Log in to the guest OS and check that the expected emulated devices exist:

```
# lspci -d 8086:100e
00:04.0 Ethernet controller: Intel Corporation 82540EM Gigabit Ethernet
Controller (rev 03)
00:05.0 Ethernet controller: Intel Corporation 82540EM Gigabit Ethernet
Controller (rev 03)
```

6. Install the Intel® DPDK and run testpmd.

## 14.4 Known Limitations of Emulated Devices

The following are know limitations:

1. The Qemu e1000 RX path does not support multiple descriptors/buffers per packet. Therefore, rte\_mbuf should be big enough to hold the whole packet. For example, to allow testpmd to receive jumbo frames, use the following:

```
testpmd [options] -- -- mbuf-size=<your-max-packet-size>
```

2. Qemu e1000 does not validate the checksum of incoming packets.



§ §

June 2013
Reference Number: 326003-002

Intel® Data Plane Development Kit (Intel® DPDK)
Programmer's Guide
63



# 15.0 Kernel NIC Interface


The Intel $^{\circledR}$  DPDK Kernel NIC Interface (KNI) allows userspace applications access to the Linux $^{\star}$  control plane.

The benefits of using the Intel® DPDK KNI are:

- Faster than existing Linux TUN/TAP interfaces (by eliminating system calls and copy\_to\_user()/copy\_from\_user() operations.
- Allows management of Intel  $^{\circledR}$  DPDK ports using standard Linux net tools such as ethtool, ifconfig and tcpdump.
- Allows an interface with the kernel network stack.

The components of an application using the  $Intel^{\circledR}$  DPDK Kernel NIC Interface are shown in Figure 13.

Figure 13. Components of a DPDK KNI Application





### The Intel® DPDK KNI Kernel Module 15.1

The KNI kernel loadable module provides support for two types of devices:

- A Miscellaneous device (/dev/kni) that:
  - Creates net devices (via ioctl calls).
  - Maintains a kernel thread context shared by all KNI instances (simulating the RX side of the net driver).
- · Net device:
  - Net functionality provided by implementing several operations such as netdev\_ops, header\_ops, ethtool\_ops that are defined by struct net\_device, including support for Intel® DPDK mbufs and FIFOs.
  - The interface name is provided from userspace.
  - The MAC address is the real NIC MAC address.

#### 15.2 KNI Creation and Deletion

The KNI interfaces are created by an Intel® DPDK application dynamically. The interface name and FIFO details are provided by the application through an ioctl call using the rte kni device info struct which contains:

- · The interface name.
- Physical addresses of the corresponding memzones for the relevant FIFOs.
- Mbuf mempool details, both physical and virtual (to calculate the offset for mbuf pointers).
- · PCI information.

Refer to rte kni common.h in the Intel® DPDK source code for more details.

The physical addresses will be re-mapped into the kernel address space and stored in separate KNI contexts.

Once KNI interfaces are created, the KNI context information can be queried by calling the rte kni info get() function.

The KNI interfaces can be deleted by an Intel® DPDK application dynamically after being created. Furthermore, all those KNI interfaces not deleted will be deleted on the release operation of the miscellaneous device (when the Intel® DPDK application is closed).

### Intel® DPDK mbuf Flow 15.3

To minimize the amount of Intel® DPDK code running in kernel space, the mbuf mempool is managed in userspace only. The kernel module will be aware of mbufs, but all mbuf allocation and free operations will be handled by the Intel® DPDK application only.

Figure 14 shows a typical scenario with packets sent in both directions.

Programmer's Guide June 2013 Reference Number: 326003-002



Mbuf mempool KNI kthread RX Thread rx\_q < rte\_eth\_rx\_burst() mbuf to sk buf netif\_rx() > rte\_pktmbuf\_free() alloc\_q Net Stack kthread TX Thread mbuf cache rte\_pktmbuf\_alloc() < kni\_net\_tx() rte\_pktmbuf\_free() sk\_buftombuf rte eth tx burst() > >

Figure 14. Packet Flow via mbufs in the Intel® DPDK KNI

# 15.4 Use Case: Ingress

On the Intel® DPDK RX side, the mbuf is allocated by the PMD in the RX thread context. This thread will enqueue the mbuf in the  $rx_q$  FIFO. The KNI thread will poll all KNI active devices for the  $rx_q$ . If an mbuf is dequeued, it will be converted to a  $sk_buff$  and sent to the net stack via  $netif_rx()$ . The dequeued mbuf must be freed, so the same pointer is sent back in the free q FIFO.

The RX thread, in the same main loop, polls this FIFO and frees the mbuf after dequeuing it.

# 15.5 Use Case: Egress

For packet egress the  ${\rm Intel}^{\it @}$  DPDK application must first enqueue several mbufs to create an mbuf cache on the kernel side.

The packet is received from the Linux net stack, by calling the  $\mathtt{kni\_net\_tx}()$  callback. The mbuf is dequeued (without waiting due the cache) and filled with data from  $\mathtt{sk\_buff}$ . The  $\mathtt{sk\_buff}$  is then freed and the mbuf sent in the  $\mathtt{tx\_q}$  FIFO.

The Intel® DPDK TX thread dequeues the mbuf and sends it to the PMD (via  $rte_{eth_tx_burst}()$ ). It then puts the mbuf back in the cache.

## 15.6 Ethtool

Ethtool is a Linux-specific tool with corresponding support in the kernel where each net device must register its own callbacks for the supported operations. The current implementation uses the igb/ixgbe modified Linux drivers for ethtool support. Ethtool is not supported in VMs (VF or EM devices).





### Thread Safety of Intel® DPDK Functions 16.0

The Intel® DPDK is comprised of several libraries. Some of the functions in these libraries can be safely called from multiple threads simultaneously, while others cannot. This section allows the developer to take these issues into account when building their own application.

The run-time environment of the Intel® DPDK is typically a single thread per logical core. In some cases, it is not only multi-threaded, but multi-process. Typically, it is best to avoid sharing data structures between threads and/or processes where possible. Where this is not possible, then the execution blocks must access the data in a threadsafe manner. Mechanisms such as atomics or locking can be used that will allow execution blocks to operate serially. However, this can have an effect on the performance of the application.

### 16.1 **Fast-Path APIs**

Applications operating in the data plane are performance sensitive but certain functions within those libraries may not be safe to call from multiple threads simultaneously. The hash, LPM and mempool libraries and RX/TX in the PMD are examples of this.

The hash and LPM libraries are, by design, thread unsafe in order to maintain performance. However, if required the developer can add layers on top of these libraries to provide thread safety. Locking is not needed in all situations, and in both the hash and LPM libraries, lookups of values can be performed in parallel in multiple threads. Adding, removing or modifying values, however, cannot be done in multiple threads without using locking.

The RX and TX of the PMD are the most critical aspects of an Intel® DPDK application and it is recommended that no locking be used as it will impact performance. Note, however, that these functions can safely be used from multiple threads when each thread is performing I/O on a different NIC queue. If multiple threads are to use the same hardware queue on the same NIC port, then locking, or some other form of mutual exclusion, is necessary.

The ring library is based on a lockless ring-buffer algorithm that maintains its original design for thread safety. Moreover, it provides high performance for either multi- or single-consumer/producer enqueue/dequeue operations. The mempool library is based on the Intel® DPDK lockless ring library and therefore is also multi-thread safe.

### 16.2 Performance Insensitive API

Outside of the performance sensitive areas described in Section 16.1, the Intel® DPDK provides a thread-safe API for most other libraries. For example, malloc(librte malloc) and memzone functions are safe for use in multi-threaded and multi-process environments.

The setup and configuration of the PMD is not performance sensitive, but is not thread safe either. It is possible that the multiple read/writes during PMD setup and configuration could be corrupted in a multi-thread environment. Since this is not

June 2013 Programmer's Guide Reference Number: 326003-002

June 2013

Reference Number: 326003-002



performance sensitive, the developer can choose to add their own layer to provide thread-safe setup and configuration. It is expected that, in most applications, the initial configuration of the network ports would be done by a single thread at startup.

# 16.3 Library Initialization

It is recommended that Intel<sup>®</sup> DPDK libraries are initialized in the main thread at application startup rather than subsequently in the forwarding threads. However, the Intel<sup>®</sup> DPDK performs checks to ensure that libraries are only initialized once. If initialization is attempted more than once, an error is returned.

In the multi-process case, the configuration information of shared memory will only be initialized by the master process. Thereafter, both master and secondary processes can allocate/release any objects of memory that finally rely on rte malloc or memzones.

## 16.4 Interrupt Thread

The Intel® DPDK works almost entirely in Linux user space in polling mode. For certain infrequent operations, such as receiving a PMD link status change notification, callbacks may be called in an additional thread outside the main Intel® DPDK processing threads. These function callbacks should avoid manipulating Intel® DPDK objects that are also managed by the normal Intel® DPDK threads, and if they need to do so, it is up to the application to provide the appropriate locking or mutual exclusion restrictions around those objects.

§ §



# **Part 2: Development Environment**



# 17.0 Source Organization

This section describes the organization of sources in the Intel<sup>®</sup> DPDK framework.

# 17.1 Makefiles and Config

Note:

In the following descriptions, RTE\_SDK is the environment variable that points to the base directory into which the tarball was extracted. See Useful Variables Provided by the Build System for descriptions of other variables.

Makefiles that are provided by the Intel<sup>®</sup> DPDK libraries and applications are located in \$ (RTE SDK) /mk.

Config templates are located in \$ (RTE\_SDK) /config. The templates describe the options that are enabled for each target. The config file also contains items that can be enabled and disabled for many of the Intel<sup>®</sup> DPDK libraries, including debug options. The user should look at the config file and become familiar with the options. The config file is also used to create a header file, which will be located in the new build directory.

## 17.2 Libraries

Libraries are located in subdirectories of  $(RTE\_SDK)/lib$ . By convention, we call a *library* any code that provides an API to an application. Typically, it generates an archive file (.a), but a kernel module should also go in the same directory.

The lib directory contains:

```
lib
+-- librte_cmdline  # command line interface helper
+-- librte_eal  # environment abstraction layer
+-- librte_ether  # generic interface to poll mode driver
+-- librte_hash  # hash library
+-- librte_lpm  # longest prefix match library
+-- librte_malloc  # malloc-like functions
+-- librte_mbuf  # packet and control mbuf manipulation library
+-- librte_mempool  # memory pool manager (fixedsized objects)
+-- librte_net  # various IP-related headers
+-- librte_pmd_e1000  # 1GbE poll mode drivers (igb and em)
+-- librte_pmd_ixgbe  # 10GbE poll mode driver
+-- librte_ring  # software rings (act as lockless FIFOs)
```

Reference Number: 326003-002



# 17.3 Applications

Applications are sources that contain a main() function. They are located in the  $\$(RTE\ SDK)/app$  and  $\$(RTE\ SDK)/examples$  directories.

The app directory contains sample applications that are used to test the Intel $^{\circledR}$  DPDK (autotests). The examples directory contains sample applications that show how libraries can be used.

```
app
+-- chkincs  # test prog to check include depends
+-- test  # autotests, to validate DPDK features
--- test-pmd  # test and bench poll mode driver examples
+-- cmdline  # Example of using cmdline library
+-- dpdk_qat  # Example showing integration with Intel QuickAssist
+-- exception_path  # Sending packets to and from Linux ethernet device (TAP)
+-- helloworld  # Helloworld basic example
+-- ipv4_frag  # Example showing IPv4 Fragmentation
+-- ipv4_multicast  # Example showing IPv4 Multicast
+-- 12fwd  # L2 Forwarding example with and without SR-IOV
+-- l3fwd  # L3 Forwarding example with SR-IOV
+-- link_status_interrupt  # Link status change interrupt example
+-- load_balancer  # Load balancing across multiple cores/sockets
+-- multi_process  # Example applications with multiple DPDK processes
+-- timer  # Example of using librte_timer library
-- vmdq_dcb  # Intel 82599 Ethernet Controller VMDQ and DCB receiving
```

Note:

The actual examples directory may contain additional sample applications to those shown above. Check the latest  $Intel^{\circledR}$  DPDK source files for details.

§ §



# 18.0 Development Kit Build System

The Intel<sup>®</sup> DPDK requires a build system for compilation activities and so on. This section describes the constraints and the mechanisms used in the Intel<sup>®</sup> DPDK framework.

There are two use-cases for the framework:

- Compilation of the Intel<sup>®</sup> DPDK libraries and sample applications; the framework generates specific binary libraries, include files and sample applications
- Compilation of an external application or library, using an installed binary Intel<sup>®</sup> DPDK

## 18.1 Building the Development Kit Binary

The following provides details on how to build the Intel® DPDK binary.

## 18.1.1 Build Directory Concept

After installation, a build directory structure is created. Each build directory contains include files, libraries, and applications:

```
~/DPDK$ ls
                                                   MAINTAINERS
 app
 config
                                                   Makefile
 COPYRIGHT
                                                   mk
 doc
                                                   scripts
 tools
                                                   x86 64-default-linuxapp-qcc
 x86 64-default-linuxapp-icc
                                                   i686-default-linuxapp-gcc
 i686-default-linuxapp-icc
 ~/DEV/DPDK$ ls i686-default-linuxapp-gcc
 app build hostapp include kmod lib Makefile
 ~/DEV/DPDK$ ls i686-default-linuxapp-gcc/app/
 chkincs
                 dump cfg
                                test
 chkincs.map dump cfq.map test.map testpmd.map
 ~/DEV/DPDK$ ls i686-default-linuxapp-gcc/lib/
 libethdev.a librte_hash.a librte_mbuf.a librte_pmd_ixq
librte_cmdline.a librte_lpm.a librte_mempool.a librte_ring.a
                                                                       librte pmd ixgbe.a
 librte eal.a librte malloc.a librte pmd e1000.a librte timer.a
arch rte_cpuflags.h rte_memory.h rte_debug.h rte_debug.h rte_memzone.h rte_deline_parse_etheraddr.h rte_eal.h rte_errno.h rte_dline_parse_ipaddr.h rte_ethdev.h rte_dline_parse_num.h rte_ether.h rte_dline_parse_portlist.h rte_fbk_hash.h rte_prefetch.h rte_random.h
 ~/DEV/DPDK$ ls i686-default-linuxapp-gcc/include/
```

Reference Number: 326003-002



```
cmdline_rdline.hrte_hash.hrte_ring.hcmdline_socket.hrte_interrupts.hrte_rwlock.hcmdline_vt100.hrte_ip.hrte_sctp.hexec-envrte_jhash.hrte_spinlock.hrte_alarm.hrte_launch.hrte_string_fns.hrte_atomic.hrte_lcore.hrte_tailq.hrte_branch_prediction.hrte_log.hrte_tcp.hrte_byteorder.hrte_lpm.hrte_timer.hrte_common.hrte_malloc.hrte_udp.hrte_config.hrte_mbuf.h
```

A build directory is specific to a configuration that includes architecture + execution environment + toolchain. It is possible to have several build directories sharing the same sources with different configurations.

For instance, to create a new build directory called my\_sdk\_build\_dir using the default configuration template config/defconfig x86 64-linuxapp, we use:

```
cd ${RTE_SDK}
make config T=x86 64-default-linuxapp-gcc O=my sdk build dir
```

This creates a new my sdk build dir directory. After that, we can compile by doing:

```
cd my_sdk_build_dir
make
```

which is equivalent to:

```
make O=my sdk build dir
```

The content of the my\_sdk\_build\_dir is then:

```
# used configuration
-- .config
-- Makefile
                              # wrapper that calls head Makefile
                              # with $PWD as build directory
-- build
                             # All temporary files used during build
        # process, including .o, .d, and .cmd files.

-- test # For libraries, we have the .a file.

+-- test.o # For applications, we have the elf file.
            `-- ...
    -- lib
       +-- librte_eal
            `-- ...
       +-- librte mempool
           +-- mempool-file1.o
           +-- .mempool-file1.o.cmd
           +-- .mempool-file1.o.d
           +-- mempool-file2.o
           +-- .mempool-file2.o.cmd
           +-- .mempool-file2.o.d
            `-- mempool.a
-- include
                               # All include files installed by libraries
                              # and applications are located in this
  +-- librte_mempool.h
  +-- rte_eal.h
+-- rte_spinlock.h
+-- rte_atomic.h
`-- *.h ...
                                 # directory. The installed files can depend
                                 # on configuration if needed (environment,
                               # architecture, ...)
                             # all compiled libraries are copied in this
                         # directory
  +-- librte eal.a
  +-- librte_mempool.a
   `-- *.a ...
-- app
                              # All compiled applications are installed
+-- test
                              # here. It includes the binary in elf format
```

Intel® Data Plane Development Kit (Intel® DPDK)

June 2013 Programmer's Guide

Reference Number: 326003-002 73



Refer to Development Kit Root Makefile Help for details about make commands that can be used from the root of Intel  $^{\circledR}$  DPDK.

# 18.2 **Building External Applications**

Since Intel® DPDK is in essence a development kit, the first objective of end users will be to create an application using this SDK. To compile an application, the user must set the RTE SDK and RTE TARGET environment variables.

```
export RTE_SDK=/opt/DPDK
export RTE_TARGET=x86_64-default-linuxapp-gcc
cd /path/to/my app
```

For a new application, the user must create their own Makefile that includes some .mk files, such as \${RTE\_SDK}/mk/DPDK.vars.mk, and \${RTE\_SDK}/mk/DPDK.app.mk. This is described in Building Your Own Application.

Depending on the chosen target (architecture, machine, executive environment, toolchain) defined in the Makefile or as an environment variable, the applications and libraries will compile using the appropriate .h files and will link with the appropriate .a files. These files are located in  ${RTE\_SDK}/arch-machine-execenv-toolchain}$ , which is referenced internally by  ${RTE\_BIN\_SDK}$ .

To compile their application, the user just has to call make. The compilation result will be located in /path/to/my app/build directory.

Sample applications are provided in the examples directory.

# 18.3 Makefile Description

# 18.3.1 General Rules For Intel® DPDK Makefiles

In the Intel<sup>®</sup> DPDK, Makefiles always follow the same scheme:

- 1. Include \$ (RTE SDK) /mk/DPDK.vars.mk at the beginning.
- 2. Define specific variables for RTE build system.
- 3. Include a specific \$ (RTE\_SDK) /mk/DPDK.XYZ.mk, where XYZ can be app, lib, extapp, extlib, obj, gnuconfigure, and so on, depending on what kind of object you want to build. See Makefile Types below.
- 4. Include user-defined rules and variables.

The following is a very simple example of an external application Makefile:

```
include $(RTE_SDK)/mk/DPDK.vars.mk

# binary name
APP = helloworld

# all source are stored in SRCS-y
SRCS-y := main.c

CFLAGS += -O3
CFLAGS += $(WERROR_FLAGS)
include $(RTE_SDK)/mk/DPDK.extapp.mk
```



#### 18.3.2 Makefile Types

Depending on the .mk file which is included at the end of the user Makefile, the Makefile will have a different role. Note that it is not possible to build a library and an application in the same Makefile. For that, the user must create two separate Makefiles, possibly in two different directories.

In any case, the rte.vars.mk file must be included in the user Makefile as soon as possible.

#### 18.3.2.1 **Application**

These Makefiles generate a binary application.

- rte.app.mk: Application in the development kit framework
- rte.extapp.mk: External application
- rte.hostapp.mk: Host application in the development kit framework

#### 18.3.2.2 Library

Generate a .a library.

- rte.lib.mk: Library in the development kit framework
- rte.extlib.mk: external library
- rte.hostlib.mk: host library in the development kit framework

#### 18.3.2.3 Install

 rte.install.mk: Does not build anything, it is only used to create links or copy files to the installation directory. This is useful for including files in the development kit framework.

#### 18.3.2.4 **Kernel Module**

• rte.module.mk: Build a kernel module in the development kit framework.

#### 18.3.2.5 **Objects**

- rte.obj.mk: Object aggregation (merge several .o in one) in the development kit framework.
- rte.extobj.mk: Object aggregation (merge several .o in one) outside the development kit framework.

#### 18.3.2.6 Misc

- rte.doc.mk: Documentation in the development kit framework
- rte.gnuconfigure.mk: Build an application that is configure-based (used to compile newlib).
- rte.subdir.mk: Build several directories in the development kit framework.

#### 18.3.3 **Useful Variables Provided by the Build System**

• RTE SDK: The absolute path to the Intel® DPDK sources. When compiling the development kit, this variable is automatically set by the framework. It has to be defined by the user as an environment variable if compiling an external application.



- RTE\_SRCDIR: The path to the root of the sources. When compiling the development kit, RTE\_SRCDIR = RTE\_SDK. When compiling an external application, the variable points to the root of external application sources.
- RTE\_OUTPUT: The path to which output files are written. Typically, it is \$(RTE\_SRCDIR)/build, but it can be overriden by the O= option in the make command line.
- RTE\_TARGET: A string identifying the target for which we are building. The format is arch-machine-execenv-toolchain. When compiling the SDK, the target is deduced by the build system from the configuration (.config). When building an external application, it must be specified by the user in the Makefile or as an environment variable.
- RTE\_SDK\_BIN: References \$ (RTE\_SDK) /\$ (RTE\_TARGET).
- RTE\_ARCH: Defines the architecture (i686, x86\_64). It is the same value as CONFIG RTE ARCH but without the double-quotes around the string.
- RTE\_MACHINE: Defines the machine. It is the same value as CONFIG RTE MACHINE but without the double-quotes around the string.
- RTE\_TOOLCHAIN: Defines the toolchain (gcc, icc). It is the same value as CONFIG RTE TOOLCHAIN but without the double-quotes around the string.
- RTE\_EXEC\_ENV: Defines the executive environment (linuxapp). It is the same value as CONFIG\_RTE\_EXEC\_ENV but without the double-quotes around the string.
- RTE\_KERNELDIR: This variable contains the absolute path to the kernel sources that will be used to compile the kernel modules. The kernel headers must be the same as the ones that will be used on the target machine (the machine that will run the application). By default, the variable is set to /lib/modules/\$(shell uname -r)/build, which is correct when the target machine is also the build machine.

## 18.3.4 Variables that Can be Set/Overridden in a Makefile Only

- VPATH: The path list that the build system will search for sources. By default, RTE\_SRCDIR will be included in VPATH.
- CFLAGS: Flags to use for C compilation. The user should use += to append data in this variable.
- LDFLAGS: Flags to use for linking. The user should use += to append data in this variable.
- ASFLAGS: Flags to use for assembly. The user should use += to append data in this
  variable
- CPPFLAGS: Flags to use to give flags to C preprocessor (only useful when assembling .S files). The user should use += to append data in this variable.
- LDLIBS: In an application, the list of libraries to link with (for example, -L / path/to/libfoo -lfoo). The user should use += to append data in this variable.
- SRC-y: A list of source files (.c, .S, or .o if the source is a binary) in case of application, library or object Makefiles. The sources must be available from VPATH.
- INSTALL-y-\$ (INSTPATH): A list of files to be installed in \$ (INSTPATH). The files must be available from VPATH and will be copied in \$ (RTE\_OUTPUT) / \$ (INSTPATH). Can be used in almost any RTE Makefile.
- SYMLINK-y-\$(INSTPATH): A list of files to be installed in \$(INSTPATH). The
  files must be available from VPATH and will be linked (symbolically) in
  \$(RTE\_OUTPUT)/\$(INSTPATH). This variable can be used in almost any Intel®
  DPDK Makefile.



- PREBUILD: A list of prerequisite actions to be taken before building. The user should use += to append data in this variable.
- · POSTBUILD: A list of actions to be taken after the main build. The user should use += to append data in this variable.
- PREINSTALL: A list of prerequisite actions to be taken before installing. The user should use += to append data in this variable.
- POSTINSTALL: A list of actions to be taken after installing. The user should use += to append data in this variable.
- PRECLEAN: A list of prerequisite actions to be taken before cleaning. The user should use += to append data in this variable.
- POSTCLEAN: A list of actions to be taken after cleaning. The user should use += to append data in this variable.
- DEPDIR-y: Only used in the development kit framework to specify if the build of the current directory depends on build of another one. This is needed to support parallel builds correctly.

## 18.3.5 Variables that can be Set/Overridden by the User on the **Command Line Only**

Some variables can be used to configure the build system behavior. They are documented in Development Kit Root Makefile Help and External Application/Library Makefile help.

• WERROR CFLAGS: By default, this is set to a specific value that depends on the compiler. Users are encouraged to use this variable as follows:

```
CFLAGS += $(WERROR CFLAGS)
```

This avoids the use of different cases depending on the compiler (icc or qcc). Also, this variable can be overridden from the command line, which allows bypassing of the flags for testing purposes.

### 18.3.6 Variables that Can be Set/Overridden by the User in a Makefile or Command Line

- CFLAGS my file.o: Specific flags to add for C compilation of my\_file.c.
- LDFLAGS my app: Specific flags to add when linking my\_app.
- NO AUTOLIBS: If set, the libraries provided by the framework will not be included in the LDLIBS variable automatically.
- EXTRA CFLAGS: The content of this variable is appended after CFLAGS when compiling.
- EXTRA LDFLAGS: The content of this variable is appended after LDFLAGS when linking.
- EXTRA ASFLAGS: The content of this variable is appended after ASFLAGS when assembling.
- · EXTRA CPPFLAGS: The content of this variable is appended after CPPFLAGS when using a C preprocessor on assembly files.

SS



# 19.0 Development Kit Root Makefile Help

The Intel<sup>®</sup> DPDK provides a root level Makefile with targets for configuration, building, cleaning, testing, installation and others. These targets are explained in the following sections.

# 19.1 Configuration Targets

The configuration target requires the name of the target, which is specified using T=mytarget and it is mandatory. The list of available targets are in  $(RTE\_SDK)/config$  (remove the defconfig prefix).

Configuration targets also support the specification of the name of the output directory, using O=mybuilddir. This is an optional parameter, the default output directory is build.

• config

This will create a build directory, and generates a configuration from a template. A Makefile is also created in the new build directory.

Example: make config O=mybuild T=x86 64-default-linuxapp-gcc

# 19.2 Build Targets

Build targets support the optional specification of the name of the output directory, using O=mybuilddir. The default output directory is build.

• all, build or just make

Build the Intel® DPDK in the output directory previously created by a make config.

Example: make O=mybuild

• clean

Clean all objects created using make build.

Example: make clean O=mybuild

• % sub

Build a subdirectory only, without managing dependencies on other directories. Example: make lib/librte eal sub O=mybuild

• % clean

Clean a subdirectory only.

Example: make lib/librte eal clean O=mybuild

# 19.3 Install Targets

• install

Build the Intel<sup>®</sup> DPDK binary. Actually, this builds each supported target in a separate directory. The name of each directory is the name of the target.



The name of the targets to install can be optionally specified using T=mytarget. The target name can contain wildcard \* characters. The list of available targets are in \$(RTE\_SDK)/config (remove the defconfig\_prefix).

Example: make install T=x86 64-\*

• uninstall

Remove installed target directories.

# 19.4 Test Targets

• test

Launch automatic tests for a build directory specified using O=mybuilddir. It is optional, the default output directory is build.

Example: make test O=mybuild

• testall

Launch automatic tests for all installed target directories (after a make install). The name of the targets to test can be optionally specified using T=mytarget. The target name can contain wildcard (\*) characters. The list of available targets are in T=mytarget. The target name can contain wildcard (\*) characters. The list of available targets are in T=mytarget.

Examples: make testall T=x86\_64-\*

# 19.5 **Documentation Targets**

 doxydoc Generate the Doxygen documentation (pdf only).

# 19.6 Deps Targets

depdirs

This target is implicitly called by make <code>config</code>. Typically, there is no need for a user to call it, except if <code>DEPDIRS-y</code> variables have been updated in Makefiles. It will generate the file \$(RTE\_OUTPUT)/.depdirs.

Example: make depdirs O=mybuild

depgraph

This command generates a dot graph of dependencies. It can be displayed to debug circular dependency issues, or just to understand the dependencies.

Example: make depgraph O=mybuild > /tmp/graph.dot && dotty /tmp/
graph.dot

# 19.7 Misc Targets

help Show this help.

## 19.8 Other Useful Command-line Variables

The following variables can be specified on the command line:

V=

Enable verbose build (show full compilation command line, and some intermediate commands).

• D=

Intel® Data Plane Development Kit (Intel® DPDK)

June 2013

Reference Number: 326003-002

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

79



Enable dependency debugging. This provides some useful information about why a target is built or not.

- EXTRA\_CFLAGS=, EXTRA\_LDFLAGS=, EXTRA\_ASFLAGS=, EXTRA\_CPPFLAGS=
   Append specific compilation, link or asm flags.
- CROSS=

Specify a cross toolchain header that will prefix all gcc/binutils applications. This only works when using gcc.

# 19.9 Make in a Build Directory

All targets described above are called from the SDK root \$ (RTE\_SDK). It is possible to run the same Makefile targets inside the build directory. For instance, the following command:

```
cd $(RTE_SDK)
make config O=mybuild T=x86_64-default-linuxapp-gcc
make O=mybuild
```

## is equivalent to:

```
cd $(RTE_SDK)
make config O=mybuild T=x86_64-default-linuxapp-gcc
cd mybuild
# no need to specify O= now
make
```

# 19.10 Compiling for Debug

To compile the Intel $^{\circledR}$  DPDK and sample applications with debugging information included and the optimization level set to 0, the <code>EXTRA\_CFLAGS</code> environment variable should be set before compiling as follows:

```
export EXTRA CFLAGS='-00 -q'
```

The Intel® DPDK and any user or sample applications can then be compiled in the usual way. For example:

```
make install T=x86_64-default-linuxapp-gcc
make -C examples/<theapp>
```





## **Extending the Intel® DPDK** 20.0

This chapter describes how a developer can extend the Intel® DPDK to provide a new library, a new target, or support a new target.

#### 20.1 **Example: Adding a New Library libfoo**

To add a new library to the Intel® DPDK, proceed as follows:

1. Add a new configuration option:

```
for f in config/*; do \
   echo CONFIG_RTE_LIBFOO=y >> $f; done
```

2. Create a new directory with sources:

```
mkdir ${RTE_SDK}/lib/libfoo
touch ${RTE SDK}/lib/libfoo/foo.c
touch ${RTE_SDK}/lib/libfoo/foo.h
```

3. Add a foo() function in libfoo.

```
Definition is in foo.c:
```

```
void foo(void)
```

Declaration is in foo.h:

```
extern void foo(void);
```

4. Update lib/Makefile:

```
vi ${RTE_SDK}/lib/Makefile
# add:
# DIRS-$(CONFIG RTE LIBFOO) += libfoo
```

5. Create a new Makefile for this library, for example, derived from mempool Makefile:

```
cp ${RTE SDK}/lib/librte mempool/Makefile ${RTE SDK}/lib/libfoo/
vi ${RTE_SDK}/lib/libfoo/Makefile
# replace:
# librte_mempool -> libfoo
# rte mempool -> foo
```

6. Update mk/DPDK.app.mk, and add -lfoo in LDLIBS variable when the option is enabled. This will automatically add this flag when linking an Intel® DPDK application.

Programmer's Guide June 2013 Reference Number: 326003-002



7. Build the Intel® DPDK with the new library (we only show a specific target here):

```
cd ${RTE_SDK}
make config T=x86_64-default-linuxapp-gcc
make
```

8. Check that the library is installed:

```
ls build/lib
ls build/include
```

# 20.1.1 Example: Using libfoo in the Test Application

The test application is used to validate all functionality of the Intel<sup>®</sup> DPDK. Once you have added a library, a new test case should be added in the test application.

- A new test\_foo.c file should be added, that includes foo.h and calls the foo() function from test\_foo(). When the test passes, the test\_foo() function should return 0.
- Makefile, test.h and commands.c must be updated also, to handle the new test case.
- Test report generation: autotest.py is a script that is used to generate the test report that is available in the \${RTE\_SDK}/doc/rst/test\_report/autotests directory. This script must be updated also. If libfoo is in a new test family, the links in \${RTE\_SDK}/doc/rst/test\_report/test\_report.rst must be updated.
- Build the Intel<sup>®</sup> DPDK with the updated test application (we only show a specific target here):

```
cd ${RTE_SDK}
make config T=x86_64-default-linuxapp-gcc
make
```

SS



#### **Building Your Own Application** 21.0

## 21.1 Compiling a Sample Application in the Development Kit **Directory**

When compiling a sample application (for example, hello world), the following variables must be exported: RTE SDK and RTE TARGET.

```
~/DPDK$ cd examples/helloworld/
~/DPDK/examples/helloworld$ export RTE SDK=/home/user/DPDK
~/DPDK/examples/helloworld$ export RTE TARGET=x86 64-default-linuxapp-gcc
~/DPDK/examples/helloworld$ make
 CC main.o
 CC commands.o
 CC parse_obj_list.o
 LD test-helloworld
 INSTALL-APP helloworld
 INSTALL-MAP helloworld.map
```

The binary is generated in the build directory by default:

```
~/DPDK/examples/helloworld$ ls build/app
test-helloworld test-helloworld.map
```

#### 21.2 **Build Your Own Application Outside the Development Kit**

The sample application (Hello World) can be duplicated in a new directory as a starting point for your development:

```
~$ cp -r DPDK/examples/helloworld my rte app
~$ cd my rte app/
~/DPDK/examples/helloworld$ export RTE SDK=/home/user/DPDK
~/DPDK/examples/helloworld$ export RTE TARGET=x86 64-default-linuxapp-gcc
~/my rte app$ make
 CC main.o
 CC commands.o
 CC parse_obj_list.o
 LD test-helloworld
 INSTALL-APP test-helloworld
 INSTALL-MAP test-helloworld.map
```

#### 21.3 **Customizing Makefiles**

#### 21.3.1 **Application Makefile**

The default makefile provided with the Hello World sample application is a good starting point. It includes:

- \$ (RTE SDK) /mk/DPDK.vars.mk at the beginning
- \$(RTE SDK)/mk/DPDK.extapp.mk at the end



The user must define several variables:

- · APP: Contains the name of the application.
- SRCS-y: List of source files (\*.c, \*.S).

# 21.3.2 Library Makefile

It is also possible to build a library in the same way:

- Include \$ (RTE\_SDK) /mk/DPDK.vars.mk at the beginning.
- Include \$ (RTE SDK) /mk/DPDK.extlib.mk at the end.

The only difference is that APP should be replaced by LIB, which contains the name of the library. For example, libfoo.a.

## 21.3.3 Customize Makefile Actions

Some variables can be defined to customize Makefile actions. The most common are listed below. Refer to Makefile Description section in Development Kit Build System chapter for details.

- VPATH: The path list where the build system will search for sources. By default, RTE SRCDIR will be included in VPATH.
- CFLAGS\_my\_file.o: The specific flags to add for C compilation of my\_file.c.
- CFLAGS: The flags to use for C compilation.
- · LDFLAGS: The flags to use for linking.
- CPPFLAGS: The flags to use to provide flags to the C preprocessor (only useful when assembling . S files)
- LDLIBS: A list of libraries to link with (for example, -L /path/to/libfoo lfoo)
- NO\_AUTOLIBS: If set, the libraries provided by the framework will not be included in the LDLIBS variable automatically.

SS



#### **External Application/Library Makefile help** 22.0

External applications or libraries should include specific Makefiles from RTE SDK, located in mk directory. These Makefiles are:

- \${RTE SDK}/mk/DPDK.extapp.mk: Build an application
- \${RTE SDK}/mk/DPDK.extlib.mk: Build a static library
- \${RTE SDK}/mk/DPDK.extobj.mk: Build objects (.o)

#### 22.1 **Prerequisites**

The following variables must be defined:

- RTE SDK: Points to the root directory of the Intel® DPDK.
- \${RTE TARGET}: Reference the target to be used for compilation (for example, x86 64-default-linuxapp-gcc).

#### 22.2 **Build Targets**

Build targets support the specification of the name of the output directory, using O=mybuilddir. This is optional; the default output directory is build.

- all, "nothing" (meaning just make) Build the application or the library in the specified output directory. Example: make O=mybuild
- Clean all objects created using make build. Example: make clean O=mybuild

#### 22.3 **Help Targets**

• help Show this help.

#### 22.4 Other Useful Command-line Variables

The following variables can be specified at the command line:

- Specify the directory in which the sources are located. By default, it is the current directory.
- Specify the Makefile to call once the output directory is created. By default, it uses \$(S)/Makefile.

June 2013 Reference Number: 326003-002



• V=

Enable verbose build (show full compilation command line and some intermediate commands).

• D=

Enable dependency debugging. This provides some useful information about why a target must be rebuilt or not.

- EXTRA\_CFLAGS=, EXTRA\_LDFLAGS=, EXTRA\_ASFLAGS=, EXTRA\_CPPFLAGS= Append specific compilation, link or asm flags.
- CROSS=

Specify a cross-toolchain header that will prefix all gcc/binutils applications. This only works when using gcc.

# 22.5 Make from Another Directory

It is possible to run the Makefile from another directory, by specifying the output and the source dir. For example:

export RTE\_SDK=/path/to/DPDK
export RTE\_TARGET=x86\_64-default-linuxapp-icc
make -f /path/to/my\_app/Makefile S=/path/to/my\_app O=/path/to/build\_dir

§ §



# Part 3: Performance Optimization



# 23.0 Performance Optimization Guidelines

## 23.1 Introduction

The following sections describe optimizations used in the Intel® DPDK and optimizations that should be considered for a new applications.

They also highlight the performance-impacting coding techniques that should, and should not be, used when developing an application using the  $Intel^{\circledR}$  DPDK.

And finally, they give an introduction to application profiling using a Performance Analyzer from Intel to optimize the software.

§ §



#### Writing Efficient Code 24.0

This chapter provides some tips for developing efficient code using the Intel® DPDK. For additional and more general information, please refer to the Intel® 64 and IA-32 Architectures Optimization Reference Manual which is a valuable reference to writing efficient code.

#### 24.1 Memory

This section describes some key memory considerations when developing applications in the Intel® DPDK environment.

#### 24.1.1 Memory Copy: Do not Use libc in the Data Plane

Many libc functions are available in the Intel® DPDK, via the Linux\* application environment. This can ease the porting of applications and the development of the configuration plane. However, many of these functions are not designed for performance. Functions such as memcpy() or strcpy() should not be used in the data plane. To copy small structures, the preference is for a simpler technique that can be optimized by the compiler. Refer to the VTune™ Performance Analyzer Essentials publication from Intel Press for recommendations.

For specific functions that are called often, it is also a good idea to provide a self-made optimized function, which should be declared as static inline.

The Intel® DPDK API provides an optimized rte memcpy() function.

#### 24.1.2 **Memory Allocation**

Other functions of libc, such as malloc(), provide a flexible way to allocate and free memory. In some cases, using dynamic allocation is necessary, but it is really not advised to use malloc-like functions in the data plane because managing a fragmented heap can be costly and the allocator may not be optimized for parallel allocation.

If you really need dynamic allocation in the data plane, it is better to use a memory pool of fixed-size objects. This API is provided by librte mempool. This data structure provides several services that increase performance, such as memory alignment of objects, lockless access to objects, NUMA awareness, bulk get/put and per-lcore cache. The rte malloc() function uses a similar concept to mempools.

#### 24.1.3 **Concurrent Access to the Same Memory Area**

Read-Write (RW) access operations by several lcores to the same memory area can generate a lot of data cache misses, which are very costly. It is often possible to use per-lcore variables, for example, in the case of statistics. There are at least two solutions for this:

• Use RTE\_PER\_LCORE variables. Note that in this case, data on lcore X is not available to Icore Y.



 Use a table of structures (one per lcore). In this case, each structure must be cache-aligned.

Read-mostly variables can be shared among lcores without performance losses if there are no RW variables in the same cache line.

## 24.1.4 NUMA

On a NUMA system, it is preferable to access local memory since remote memory access is slower. In the Intel $^{\otimes}$  DPDK, the memzone, ring, rte\_malloc and mempool APIs provide a way to create a pool on a specific socket.

Sometimes, it can be a good idea to duplicate data to optimize speed. For read-mostly variables that are often accessed, it should not be a problem to keep them in one socket only, since data will be present in cache.

# 24.1.5 Distribution Across Memory Channels

Modern memory controllers have several memory channels that can load or store data in parallel. Depending on the memory controller and its configuration, the number of channels and the way the memory is distributed across the channels varies. Each channel has a bandwidth limit, meaning that if all memory access operations are done on the first channel only, there is a potential bottleneck.

By default, the Mempool Library spreads the addresses of objects among memory channels.

## 24.2 Communication Between Icores

To provide a message-based communication between lcores, it is advised to use the  $Intel^{\textcircled{\$}}$  DPDK ring API, which provides a lockless ring implementation.

The ring supports *bulk* and *burst* access, meaning that it is possible to read several elements from the ring with only one costly atomic operation (see Chapter 5.0, "Ring Library"). Performance is greatly improved when using bulk access operations.

The code algorithm that dequeues messages may be something similar to the following:

```
#define MAX_BULK 32
while (1) {
    /* Process as many elements as can be dequeued. */
    count = rte_ring_dequeue_burst(ring, obj_table, MAX_BULK);
    if (unlikely(count == 0))
        continue;
    my_process_bulk(obj_table, count);
}
```

## 24.3 PMD Driver

The Intel® DPDK Poll Mode Driver (PMD) is also able to work in bulk/burst mode, allowing the factorization of some code for each call in the send or receive function.

Avoid partial writes. When PCI devices write to system memory through DMA, it costs less if the write operation is on a full cache line as opposed to part of it. In the PMD code, actions have been taken to avoid partial writes as much as possible.



#### 24.3.1 **Lower Packet Latency**

Traditionally, there is a trade-off between throughput and latency. An application can be tuned to achieve a high throughput, but the end-to-end latency of an average packet will typically increase as a result. Similarly, the application can be tuned to have, on average, a low end-to-end latency, at the cost of lower throughput.

In order to achieve higher throughput, the Intel® DPDK attempts to aggregate the cost of processing each packet individually by processing packets in bursts.

Using the testpmd application as an example, the burst size can be set on the command line to a value of 16 (also the default value). This allows the application to request 16 packets at a time from the PMD. The testpmd application then immediately attempts to transmit all the packets that were received, in this case, all 16 packets.

The packets are not transmitted until the tail pointer is updated on the corresponding TX queue of the network port. This behavior is desirable when tuning for high throughput because the cost of tail pointer updates to both the RX and TX queues can be spread across 16 packets, effectively hiding the relatively slow MMIO cost of writing to the PCIe\* device. However, this is not very desirable when tuning for low latency because the first packet that was received must also wait for another 15 packets to be received. It cannot be transmitted until the other 15 packets have also been processed because the NIC will not know to transmit the packets until the TX tail pointer has been updated, which is not done until all 16 packets have been processed for transmission.

To consistently achieve low latency, even under heavy system load, the application developer should avoid processing packets in bunches. The testpmd application can be configured from the command line to use a burst value of 1. This will allow a single packet to be processed at a time, providing lower latency, but with the added cost of lower throughput.

#### 24.4 **Locks and Atomic Operations**

Atomic operations imply a lock prefix before the instruction, causing the processor's LOCK# signal to be asserted during execution of the following instruction. This has a big impact on performance in a multicore environment.

Performance can be improved by avoiding lock mechanisms in the data plane. It can often be replaced by other solutions like per-lcore variables. Also, some locking techniques are more efficient than others. For instance, the Read-Copy-Update (RCU) algorithm can frequently replace simple rwlocks.

#### 24.5 **Coding Considerations**

#### 24.5.1 **Inline Functions**

Small functions can be declared as static inline in the header file. This avoids the cost of a call instruction (and the associated context saving). However, this technique is not always efficient; it depends on many factors including the compiler.

#### 24.5.2 **Branch Prediction**

The Intel® C/C++ Compiler (icc)/gcc built-in helper functions likely() and unlikely() allow the developer to indicate if a code branch is likely to be taken or not. For instance:

```
if (likely(x > 1))
    do_stuff();
```



# 24.6 Setting the Target CPU Type

The Intel<sup>®</sup> DPDK supports CPU microarchitecture-specific optimizations by means of CONFIG\_RTE\_MACHINE option in the Intel<sup>®</sup> DPDK configuration file. The degree of optimization depends on the compiler's ability to optimize for a specific microarchitecture, therefore it is preferable to use the latest compiler versions whenever possible.

If the compiler version does not support the specific feature set (for example, the  $Intel^{\circledR}$  AVX instruction set), the build process gracefully degrades to whatever latest feature set is supported by the compiler.

Since the build and runtime targets may not be the same, the resulting binary also contains a platform check that runs before the main() function and checks if the current machine is suitable for running the binary.

Along with compiler optimizations, a set of preprocessor defines are automatically added to the build process (regardless of the compiler version). These defines correspond to the instruction sets that the target CPU should be able to support. For example, a binary compiled for any SSE4.2-capable processor will have RTE\_MACHINE\_CPUFLAG\_SSE4\_2 defined, thus enabling compile-time code path selection for different platforms.

§§



## **Profile Your Application** 25.0

Intel processors provide performance counters to monitor events. Some tools provided by Intel can be used to profile and benchmark an application. See the VTune in Performance Analyzer Essentials publication from Intel Press for more information.

For an Intel® DPDK application, this can be done in a Linux\* application environment only.

The main situations that should be monitored through event counters are:

- · Cache misses
- · Branch mis-predicts
- · DTLB misses
- · Long latency instructions and exceptions

Refer to the Intel Performance Analysis Guide for details about application profiling.

June 2013 Reference Number: 326003-002



# 26.0 Glossary

API Application Programming Interface

ASLR Linux\* kernel Address-Space Layout Randomization

BSD Berkeley Software Distribution
CIDR Classless Inter-Domain Routing

Control Plane The control plane is concerned with the routing of packets and

with providing a start or end point.

Core A core may include several *lcores* or *threads* if the processor

supports hyperthreading.

Core Components A set of libraries provided by the Intel® DPDK, including eal,

ring, mempool, mbuf, timers, and so on.

CPU Central Processing Unit
CRC Cyclic Redundancy Check

ctrlmbuf An *mbuf* carrying control data.

Data Plane In contrast to the control plane, the data plane in a network

architecture are the layers involved when forwarding packets. These layers must be highly optimized to achieve good

performance.

DIMM Dual In-line Memory Module

Doxygen A documentation generator used in the Intel<sup>®</sup> DPDK to generate

the API reference.

DPDK Data Plane Development Kit

DRAM Dynamic Random Access Memory

EAL The Environment Abstraction Layer (EAL) provides a generic

interface that hides the environment specifics from the applications and libraries. The services expected from the EAL are: development kit loading and launching, core affinity/ assignment procedures, system memory allocation/description,

PCI bus access, inter-partition communication.

FIFO First In First Out
GbE Gigabit Ethernet

HPET High Precision Event Timer; a hardware timer that provides a

precise time reference on x86 platforms.

I/O Input/Output

Icore A logical execution unit of the processor, sometimes called a

hardware thread.

LAN Local Area Network



LPM Longest Prefix Match

master lcore The execution unit that executes the main() function and that

launches other Icores.

mbuf An mbuf is a data structure used internally to carry messages

(mainly network packets). The name is derived from BSD stacks. To understand the concepts of packet buffers or mbuf, refer to *TCP/IP Illustrated*, *Volume 2: The Implementation*.

MESI Modified Exclusive Shared Invalid (CPU cache coherency

protocol)

NIC Network Interface Card

NUMA Non-uniform Memory Access
PCI Peripheral Connect Interface

PHY An abbreviation for the physical layer of the OSI model.

pktmbuf An *mbuf* carrying a network packet.

PMD Poll Mode Driver

RCU Read-Copy-Update algorithm, an alternative to simple rwlocks.

RSS Receive Side Scaling

RTE Run Time Environment. Provides a fast and simple framework

for fast packet processing, in a lightweight environment as a Linux\* application and using Poll Mode Drivers (PMDs) to

increase speed.

Rx Reception

Slave Icore Any *Icore* that is not the *master Icore*.

Socket A physical CPU, that includes several *cores*.

SLA Service Level Agreement

Target In the Intel® DPDK, the target is a combination of architecture,

machine, executive environment and toolchain. For example:

i686-default-linuxapp-gcc.

TLB Translation Lookaside Buffer

TLS Thread Local Storage
TSC Time Stamp Counter

Tx Transmission

TUN/TAP TUN and TAP are virtual network kernel devices.

VLAN Virtual Local Area Network

Intel® Data Plane Development Kit (Intel® DPDK)

June 2013 Programmer's Guide

Reference Number: 326003-002 95