```
// Manages timing for updating GoL state (delay between GoL iterations)
 3
     module controlUnit (clk, reset, start, enable_update);
         input logic clk, reset;
input logic start;
 4
 5
6
7
         output logic enable_update;
 8
         logic [31:0] counter;
9
         parameter UPDATE_INTERVAL = 250000;
10
11
         always_ff @(posedge clk or posedge reset) begin
            if (reset) begin
12
13
               counter \leq 0:
14
               enable_update <= 0;
15
            end else if (start) begin
16
               if (counter == UPDATE_INTERVAL) begin
17
                   counter <= 0;</pre>
18
                   enable_update <= 1;
19
20
21
               end else begin
                   counter <= counter + 1;</pre>
                   enable_update <= 0;
22
               end
23
            end else begin
24
               enable_update <= 0;</pre>
25
            end
26
27
         end
     endmodule
28
29
30
31
     module controlUnit_testbench();
32
33
34
35
36
37
          logic clk, reset, start;
          logic enable_update;
          controlUnit dut (clk, reset, start, enable_update);
          // Set up a simulated clock.
38
          parameter CLOCK_PERIOD = 100;
39
          initial begin
40
              c1k \ll 0;
41
              forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock</pre>
42
43
44
          // Test the design.
45
          initial begin
46
              // Reset the design
              reset <= 1; start <= 0; @(posedge clk); // reset every time we start</pre>
47
48
49
50
51
52
53
54
55
56
57
              @(posedge clk);
              reset <= 0; @(posedge clk); @(posedge clk);
              // Test case 1: No start signal
              start <= 0; @(posedge clk); @(posedge clk);</pre>
              // Test case 2: Start signal, enable_update should be asserted after UPDATE_INTERVAL
              start <= 1;
              repeat (250001) @(posedge clk);
58
              // Test case 3: Keep the start signal, observe enable_update behavior
59
              repeat (500000) @(posedge clk);
60
61
              // Test case 4: Remove start signal, enable_update should not assert
              start <= 0; @(posedge clk); @(posedge clk);</pre>
62
63
64
              // Test case 5: Reapply reset and start again
              reset <= 1; @(posedge clk); reset <= 0; @(posedge clk);
start <= 1;</pre>
65
66
67
              repeat (250001) @(posedge clk);
68
69
              $stop;
70
          end
71
     endmodule
72
```