```
1   // Top-level module that defines the I/Os for the DE-1 SoC board
2
3   module DE1_SoC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
4      output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
5      output logic [9:0] LEDR;
6      input logic [3:0] KEY;
7      input logic [9:0] SW;
8
9      // Default values, turns off the HEX displays
10     assign HEX0 = 7'b1111111;
11     assign HEX1 = 7'b1111111;
12     assign HEX2 = 7'b1111111;
13     assign HEX3 = 7'b1111111;
14     assign HEX4 = 7'b1111111;
15     assign HEX5 = 7'b1111111;
16
17     // SW[9], SW[8], SW[7] for U, P, C respectively. SW[0] for MARK.
18     // LEDR[0], LEDR[1] for DISCOUNTED, STOLEN signals respectively.
19
20     // DISCOUNTED signal implementation: 2 gates used
21     assign LEDR[0] = SW[8] | (SW[9] & SW[7]);    // 1 AND, 1 OR gates used --- 2 gates
22
23
24     // STOLEN signal implementation: 3 gates used
25     assign LEDR[1] = ~((~SW[9] & SW[7]) | SW[0] | SW[8]); // 1 NOT, 1 AND, 1 NOR used --- 3
   gates
26
27  endmodule
28
29  module DE1_SoC_testbench();
30     logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
31     logic [9:0] LEDR;
32     logic [3:0] KEY;
33     logic [9:0] SW;
34
35     DE1_SoC dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR,
36  .SW);
37
38     // Try all combinations of inputs.
39     integer i;
40     initial begin
41        SW[6:1] = 1'b0;
42        for(i = 0; i < 16; i++) begin // i-limit set to 16 because 2^4, 4 switches used
43           {SW[0], SW[9:7]} = i; #10;
44        end
45     end
46  endmodule
```