```
// divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, .. module clock_divider (clock, reset, divided_clocks);
          input logic reset, clock;
output logic [31:0] divided_clocks = 0;
 3
 4
 5
6
7
          always_ff @(posedge clock) begin
    divided_clocks <= divided_clocks + 1;</pre>
 8
          end
 9
10
      endmodule
11
12
      module clock_divider_testbench();
13
14
          logic clk;
15
          logic reset;
16
          logic [31:0] divided_clocks;
17
18
          clock_divider dut (.clock(clk), .reset, .divided_clocks);
19
20
21
          // Set up a simulated clock.
          parameter CLOCK_PERIOD=100;
initial begin
22
23
             c1k \ll 0;
24
             forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock</pre>
25
26
27
          // Test the design.
28
          initial begin
29
                                                                  @(posedge clk);
                                                                                         // reset in beginning
                reset \leftarrow 1;
30
                                                                  @(posedge clk);
31
                                                                  @(posedge clk);
                reset \leftarrow 0;
32
                                                                  @(posedge clk);
33
                                                                  @(posedge clk);
34
                                                                  @(posedge clk);
35
                                                                  @(posedge clk);
                                                                                         // observe the
      pseudo-random Q vals
36
                                                                  @(posedge clk);
37
                                                                  @(posedge clk);
38
                                                                  @(posedge clk);
39
40
41
42
43
44
45
46
47
48
50
51
                                                                  @(posedge clk);
                                                                  @(posedge clk);
                                                                  @(posedge clk);
                                                                  @(posedge clk);
                                                                  @(posedge clk);
                                                                  @(posedge clk);
                                                                  @(posedge clk)
                                                                  @(posedge clk)
                                                                  @(posedge clk);
                                                                  @(posedge clk);
                                                                  @(posedge clk);
                                                                  @(posedge clk);
                                                                  @(posedge clk);
52
                                                                  @(posedge clk);
53
                $stop;
54
           end
```

endmodule