```
// Top-level module that defines the I/Os for the DE-1 SoC board
     module DE1_SoC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
  output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
  output logic [9:0] LEDR;
  input logic [3:0] KEY;
  input logic [9:0] SW;
 3
 4
5
6
7
8
9
         // Default values, turns off the HEX displays
assign HEX0 = 7'b1111111;
10
         assign HEX1 = 7'b1111111;
11
         assign HEX2 = 7'b1111111;
12
         assign HEX3 = 7'b11111111;
13
          assign HEX4 = 7'b11111111;
14
15
          assign HEX5 = 7'b11111111;
16
17
          // Logic to check if SW[3]..SW[0] match your bottom digit,
18
          // and SW[7]..SW[4] match the next.
          // Result should drive LEDR[0].
19
20
          // Logic for the last digit, SW[3] = A, SW[0] = D // LEVEL 1
21
22
23
          logic OUT1, OUT4, OUTAB, OUTCD;
24
          not L1A (OUT1, Sw[3])
25
          nand L1AB (OUTAB, OUT1, SW[2]);
26
          not L1D (OUT4, SW[0]);
27
          nand L1CD (OUTCD, SW[1], OUT4);
28
          // LEVEL 2
29
          logic OUTABCD, OUTABCDinv;
30
          nor L2 (OUTABCD, OUTAB, OUTCD)
31
          not L2inv (OUTABCDinv, OUTABCD);
32
33
          // Logic for the second-to-last digit, SW[7] = A, SW[4] = D // LEVEL 1
34
35
          logic OUT1_, OUT3_, OUTAB_, OUTCD_;
not L1A_ (OUT1_, SW[7]);
36
37
         nand L1AB_ (OUTAB_, OUT1_, SW[6]);
not L1C_ (OUT3_, SW[5]);
38
39
         nand L1CD_ (OUTCD_, OUT3_, SW[4]);
// LEVEL 2
40
41
42
          logic OUTABCD_, OUTABCDinv_;
43
          nor L2_ (OUTABCD_, OUTAB_, OUTCD_);
44
          not L2inv_ (OUTABCDinv_, OUTABCD_);
45
46
47
          // LEVEL 3 (combine both digits)
48
          nor OUT (LEDR[0], OUTABCDinv, OUTABCDinv_);
49
50
51
52
      endmodule
53
      module DE1_SoC_testbench();
54
          logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
55
          logic [9:0] LEDR;
56
          logic [3:0] KEY;
57
          logic [9:0] SW;
58
59
          DE1_SOC dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR,
60
      .SW);
61
          // Try all combinations of inputs.
62
         integer i;
initial begin
   Sw[9] = 1'b0;
   Sw[8] = 1'b0;
   for(i = 0; i <256; i++) begin</pre>
63
64
65
66
67
                 SW[7:0] = i; #10;
68
69
             end
70
          end
71
      endmodule
```

Project: DE1_SoC