

1. Description

1.1. Project

Project Name	scorbot_controller
Board Name	NUCLEO-F767ZI
Generated with:	STM32CubeMX 6.9.2
Date	01/15/2024


1.2. MCU

MCU Series	STM32F7
MCU Line	STM32F7x7
MCU name	STM32F767ZITx
MCU Package	LQFP144
MCU Pin number	144

1.3. Core(s) information

Core(s)	Arm Cortex-M7

2. Pinout Configuration



3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
4	PE5	I/O	TIM9_CH1	MOTOR5_PWM
5	PE6	I/O	TIM9_CH2	MOTOR6_PWM
6	VBAT	Power		
7	PC13	I/O	GPIO_EXTI13	USER_Btn [B1]
8	PC14/OSC32_IN	I/O	RCC_OSC32_IN	
9	PC15/OSC32_OUT	I/O	RCC_OSC32_OUT	
16	VSS	Power		
17	VDD	Power		
23	PH0/OSC_IN	I/O	RCC_OSC_IN	MCO
				[STM32F103CBT6_PA8]
24	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
25	NRST	Reset		
30	VDD	Power		
31	VSSA	Power		
32	VREF+	Power		
33	VDDA	Power		
34	PA0/WKUP	I/O	TIM5_CH1	MOTOR4_CHA
35	PA1	I/O	TIM5_CH2	MOTOR4_CHB
38	VSS	Power		
39	VDD	Power		
41	PA5	I/O	TIM2_CH1	MOTOR1_CHA
42	PA6	I/O	TIM3_CH1	MOTOR2_CHA
46	PB0 *	I/O	GPIO_Output	LD1 [Green]
51	VSS	Power		
52	VDD	Power		
60	PE9	I/O	TIM1_CH1	MOTOR1_PWM
61	VSS	Power		
62	VDD	Power		
64	PE11	I/O	TIM1_CH2	MOTOR2_PWM
66	PE13	I/O	TIM1_CH3	MOTOR3_PWM
67	PE14	I/O	TIM1_CH4	MOTOR4_PWM
71	VCAP_1	Power		
72	VDD	Power		
75	PB14 *	I/O	GPIO_Output	LD3 [Red]
77	PD8	I/O	USART3_TX	STLK_RX [STM32F103CBT6_PA3]


Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
78	PD9	I/O	USART3_RX	STLK_TX [STM32F103CBT6_PA2]
81	PD12	I/O	TIM4_CH1	MOTOR3_CHA
82	PD13	I/O	TIM4_CH2	MOTOR3_CHB
83	VSS	Power		
84	VDD	Power		
85	PD14 *	I/O	GPIO_Output	MOTOR5_INA
86	PD15 *	I/O	GPIO_Output	MOTOR5_INB
87	PG2 *	I/O	GPIO_Output	MOTOR6_INA
88	PG3 *	I/O	GPIO_Output	MOTOR6_INB
90	PG5 *	I/O	GPIO_Output	PIN_TOGGLE
91	PG6 *	I/O	GPIO_Output	MOTORS_EN
92	PG7 *	I/O	GPIO_Input	USB_OverCurrent [STMPS2151STR_FAULT]
94	VSS	Power		
95	VDDUSB	Power		
96	PC6	I/O	TIM8_CH1	MOTOR5_CHA
97	PC7	I/O	TIM8_CH2	MOTOR5_CHB
100	PA8	I/O	USB_OTG_FS_SOF	USB_SOF [TP1]
101	PA9	I/O	USB_OTG_FS_VBUS	USB_VBUS
102	PA10 **	I/O	USB_OTG_FS_ID	USB_ID
103	PA11	I/O	USB_OTG_FS_DM	USB_DM
104	PA12	I/O	USB_OTG_FS_DP	USB_DP
105	PA13	I/O	SYS_JTMS-SWDIO	TMS
106	VCAP_2	Power		
107	VSS	Power		
108	VDD	Power		
109	PA14	I/O	SYS_JTCK-SWCLK	TCK
114	PD0 *	I/O	GPIO_Output	MOTOR1_INA
115	PD1 *	I/O	GPIO_Output	MOTOR1_INB
116	PD2 *	I/O	GPIO_Output	MOTOR2_INA
117	PD3 *	I/O	GPIO_Output	MOTOR2_INB
118	PD4 *	I/O	GPIO_Output	MOTOR3_INA
119	PD5 *	I/O	GPIO_Output	MOTOR3_INB
120	VSS	Power		
121	VDDSDMMC	Power		
122	PD6 *	I/O	GPIO_Output	MOTOR4_INA
123	PD7 *	I/O	GPIO_Output	MOTOR4_INB
124	PG9 *	I/O	GPIO_Output	MOTOR1_END
125	PG10 *	I/O	GPIO_Output	MOTOR2_END

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
126	PG11 *	I/O	GPIO_Output	MOTOR3_END
127	PG12 *	I/O	GPIO_Output	MOTOR4_END
128	PG13 *	I/O	GPIO_Output	MOTOR5_END
129	PG14 *	I/O	GPIO_Output	MOTOR6_END
130	VSS	Power		
131	VDD	Power		
133	PB3	I/O	TIM2_CH2	MOTOR1_CHB
135	PB5	I/O	TIM3_CH2	MOTOR2_CHB
137	PB7 *	I/O	GPIO_Output	LD2 [Blue]
138	BOOT0	Boot		
143	PDR_ON	Reset		
144	VDD	Power		

^{*} The pin is affected with an I/O function

^{**} The pin is affected with a peripheral function but no peripheral mode is activated

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	scorbot_controller
Project Folder	/home/persdg/Documents/universita/tesi/RACS/scorbot_controller
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F7 V1.17.1
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_DMA_Init	DMA
4	MX_USART3_UART_Init	USART3
5	MX_USB_OTG_FS_PCD_Init	USB_OTG_FS
6	MX_TIM1_Init	TIM1
7	MX_TIM2_Init	TIM2
8	MX_TIM3_Init	TIM3
9	MX_TIM4_Init	TIM4
10	MX_TIM5_Init	TIM5
11	MX_TIM8_Init	TIM8

Rank	Function Name	Peripheral Instance Name
12	MX_TIM9_Init	TIM9

1. Power Consumption Calculator report

1.1. Microcontroller Selection

Series	STM32F7
Line	STM32F7x7
мси	STM32F767ZITx
Datasheet	DS11532_Rev4

1.2. Parameter Selection

Temperature	25
Vdd	3.3

1.3. Battery Selection

Battery	Alkaline(9V)	
Capacity	625.0 mAh	
Self Discharge	0.3 %/month	
Nominal Voltage	9.0 V	
Max Cont Current	200.0 mA	
Max Pulse Current	0.0 mA	
Cells in series	1	
Cells in parallel	1	


1.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP UDM (Under Drive)
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	ICTM FLASH-SingleBank REGON	n/a
CPU Frequency	216 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	118 mA	130 µA
Duration	0.1 ms	0.9 ms
DMIPS	462.0	0.0
Ta Max	89.42	104.98
Category	In DS Table	In DS Table

1.5. Results

Sequence Time	1 ms	Average Current	11.92 mA
Battery Life	2 days, 4 hours	Average DMIPS	462.24005
			DMIPS

1.6. Chart



2. Peripherals and Middlewares Configuration

2.1. RCC

High Speed Clock (HSE): BYPASS Clock Source

Low Speed Clock (LSE): Crystal/Ceramic Resonator

2.1.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3

Flash Latency(WS) 3 WS (4 CPU cycle)

RCC Parameters:

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Over Drive Enabled

Power Regulator Voltage Scale Power Regulator Voltage Scale 3

2.2. SYS

Debug: Serial Wire

Timebase Source: TIM6

2.3. TIM1

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2 Channel3: PWM Generation CH3 Channel4: PWM Generation CH4

2.3.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value) 65535
Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 16 bits value) 0

auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

Trigger Event Selection TRGO2 Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

BRK Sources Configuration

- Digital Input- DFSDMDisable

Break And Dead Time management - BRK2 Configuration:

BRK2 State Disable
BRK2 Polarity High
BRK2 Filter (4 bits value) 0

BRK2 Sources Configuration

- Digital Input- DFSDMDisable

Break And Dead Time management - Output Configuration:

Automatic Output State Disable

Off State Selection for Run Mode (OSSR) Disable

Off State Selection for Idle Mode (OSSI) Disable

Lock Configuration Off

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

PWM Generation Channel 3:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

CH Idle State	Reset
PWM Generation Channel 4:	
Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset
2.4. TIM2	
Combined Channels: Encoder Mo	de
2.4.1. Parameter Settings:	
Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value)	4294967295
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

2.5. TIM3

Combined Channels: Encoder Mode

2.5.1. Parameter Settings:

Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	65535
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1
Parameters for Channel 1	
Polarity	Rising Edge
C Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
C Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

2.6. TIM4

Combined Channels: Encoder Mode

2.6.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value) 65535
Internal Clock Division (CKD) No Division
auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

Encoder:

Encoder Mode TI1

Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
2.7. TIM5	
Combined Channels: Encoder Mo	de
2.7.1. Parameter Settings:	
2.7.1. Farameter Settings.	
Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value)	4294967295
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

2.8. TIM8

Combined Channels: Encoder Mode

2.8.1. Parameter Settings:

Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	65535
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 16 bits value)	0
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)
Trigger Event Selection TRGO2	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

2.9. TIM9

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2

2.9.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value) 65535
Internal Clock Division (CKD) No Division auto-reload preload Disable

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

2.10. USART3

Mode: Asynchronous

2.10.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

Advanced Features:

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Data Inversion Disable Disable TX and RX Pins Swapping Enable Overrun DMA on RX Error Enable MSB First Disable

2.11. **USB_OTG_FS**

Mode: Device_Only mode: Activate_SOF mode: Activate_VBUS

2.11.1. Parameter Settings:

Speed Device Full Speed 12MBit/s

Low powerDisabledLink Power ManagementDisabledVBUS sensingEnabledSignal start of frameEnabled

2.12. FREERTOS

Interface: CMSIS_V2

2.12.1. Config parameters:

API:

FreeRTOS API CMSIS v2

Versions:

FreeRTOS version 10.2.1 CMSIS-RTOS version 2.00

MPU/FPU:

ENABLE_MPU Disabled ENABLE_FPU Disabled

Kernel settings:

USE_PREEMPTION Enabled

CPU_CLOCK_HZ SystemCoreClock

TICK_RATE_HZ 1000 MAX_PRIORITIES 56 MINIMAL_STACK_SIZE 128 16 MAX_TASK_NAME_LEN USE_16_BIT_TICKS Disabled IDLE_SHOULD_YIELD Enabled USE_MUTEXES Enabled USE_RECURSIVE_MUTEXES Enabled USE_COUNTING_SEMAPHORES Enabled QUEUE_REGISTRY_SIZE 8 USE_APPLICATION_TASK_TAG Disabled Enabled ENABLE_BACKWARD_COMPATIBILITY USE_PORT_OPTIMISED_TASK_SELECTION Disabled

USE_TICKLESS_IDLE Disabled
USE_TASK_NOTIFICATIONS Enabled
RECORD_STACK_HIGH_ADDRESS Disabled

Memory management settings:

Memory Allocation Dynamic / Static

TOTAL_HEAP_SIZE 15360

Memory Management scheme heap_4

Hook function related definitions:

USE_IDLE_HOOK Disabled

USE_TICK_HOOK Disabled

USE_MALLOC_FAILED_HOOK Disabled

USE_DAEMON_TASK_STARTUP_HOOK Disabled

CHECK_FOR_STACK_OVERFLOW Disabled

Run time and task stats gathering related definitions:

GENERATE_RUN_TIME_STATS Disabled
USE_TRACE_FACILITY Enabled
USE_STATS_FORMATTING_FUNCTIONS Disabled

Co-routine related definitions:

USE_CO_ROUTINES Disabled
MAX_CO_ROUTINE_PRIORITIES 2

Software timer definitions:

USE_TIMERS Enabled
TIMER_TASK_PRIORITY 2
TIMER_QUEUE_LENGTH 10
TIMER_TASK_STACK_DEPTH 256

Interrupt nesting behaviour configuration:

LIBRARY_LOWEST_INTERRUPT_PRIORITY 15
LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5

Added with 10.2.1 support:

MESSAGE_BUFFER_LENGTH_TYPE size_t
USE_POSIX_ERRNO Disabled

2.12.2. Include parameters:

Include definitions:

vTaskPrioritySet Enabled
uxTaskPriorityGet Enabled
vTaskDelete Enabled
vTaskCleanUpResources Disabled
vTaskSuspend Enabled
vTaskDelayUntil Enabled

vTaskDelay Enabled xTaskGetSchedulerState Enabled xTaskResumeFromISR Enabled xQueueGetMutexHolder Enabled Disabled xSemaphoreGetMutexHolder Disabled pcTaskGetTaskName uxTaskGetStackHighWaterMark Enabled Disabled xTaskGetCurrentTaskHandle eTaskGetState Enabled $x \\ Event Group Set Bit From ISR$ Disabled Enabled xTimerPendFunctionCall Disabled xTaskAbortDelay Disabled xTaskGetHandle Disabled uxTaskGetStackHighWaterMark2

2.12.3. Advanced settings:

Newlib settings (see parameter description first):

USE_NEWLIB_REENTRANT Enabled *

Project settings (see parameter description first):

Use FW pack heap file Enabled

^{*} User modified value

3. System Configuration

3.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
RCC	PC14/OSC3 2_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15/OSC3 2_OUT	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	MCO [STM32F103CBT6_PA8]
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	TMS
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	тск
TIM1	PE9	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR1_PWM
	PE11	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR2_PWM
	PE13	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR3_PWM
	PE14	TIM1_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR4_PWM
TIM2	PA5	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR1_CHA
	PB3	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR1_CHB
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR2_CHA
	PB5	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR2_CHB
TIM4	PD12	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR3_CHA
	PD13	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR3_CHB
TIM5	PA0/WKUP	TIM5_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR4_CHA
	PA1	TIM5_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR4_CHB
TIM8	PC6	TIM8_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR5_CHA
	PC7	TIM8_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR5_CHB
TIM9	PE5	TIM9_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR5_PWM
	PE6	TIM9_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR6_PWM
USART3	PD8	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	STLK_RX [STM32F103CBT6_PA3]
	PD9	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	STLK_TX [STM32F103CBT6_PA2]
USB_OTG_ FS	PA8	USB_OTG_FS_ SOF	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_SOF [TP1]
	PA9	USB_OTG_FS_ VBUS	Input mode	No pull-up and no pull-down	n/a	USB_VBUS
	PA11	USB_OTG_FS_	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DM

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
		DM			*	
	PA12	USB_OTG_FS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DP
Single Mapped Signals	PA10	USB_OTG_FS_I D	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_ID
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	USER_Btn [B1]
	PB0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD1 [Green]
	PB14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD3 [Red]
	PD14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR5_INA
	PD15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR5_INB
	PG2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR6_INA
	PG3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR6_INB
	PG5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	PIN_TOGGLE
	PG6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTORS_EN
	PG7	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	USB_OverCurrent [STMPS2151STR_FAULT]
	PD0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR1_INA
	PD1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR1_INB
	PD2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR2_INA
	PD3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR2_INB
	PD4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR3_INA
	PD5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR3_INB
	PD6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR4_INA
	PD7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR4_INB
	PG9	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR1_END
	PG10	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR2_END
	PG11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR3_END
	PG12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR4_END
	PG13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR5_END
	PG14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR6_END
	PB7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [Blue]

3.2. DMA configuration

DMA request	Stream	Direction	Priority
USART3_TX	DMA1_Stream3	Memory To Peripheral	Very High *
USART3_RX	DMA1_Stream1	Peripheral To Memory	Very High *

USART3_TX: DMA1_Stream3 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Byte
Memory Data Width: Byte

USART3_RX: DMA1_Stream1 DMA request Settings:

Mode: Circular *
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Byte
Memory Data Width: Byte

3.3. NVIC configuration

3.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 stream1 global interrupt	true	5	0
DMA1 stream3 global interrupt	true	5	0
USART3 global interrupt	true	5	0
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	15	0
PVD interrupt through EXTI line 16		unused	
Flash global interrupt		unused	
RCC global interrupt	unused		
TIM1 break interrupt and TIM9 global interrupt		unused	
TIM1 update interrupt and TIM10 global interrupt		unused	
TIM1 trigger and commutation interrupts and TIM11 global interrupt		unused	
TIM1 capture compare interrupt		unused	
TIM2 global interrupt		unused	
TIM3 global interrupt		unused	
TIM4 global interrupt		unused	
EXTI line[15:10] interrupts		unused	
TIM8 break interrupt and TIM12 global interrupt		unused	
TIM8 update interrupt and TIM13 global interrupt	unused		
TIM8 trigger and commutation interrupts and TIM14 global interrupt	unused		
TIM8 capture compare interrupt	unused		
TIM5 global interrupt	unused		
USB On The Go FS global interrupt	unused		
FPU global interrupt	unused		


3.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	false	false
Debug monitor	false	true	false
Pendable request for system service	false	false	false
System tick timer	false	false	true
DMA1 stream1 global interrupt	false	true	true
DMA1 stream3 global interrupt	false	true	true
USART3 global interrupt	false	true	true
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	false	true	true

^{*} User modified value

4. System Views

- 4.1. Category view
- 4.1.1. Current



5. Docs & Resources

Type Link