# 1. Description


## 1.1. Project

Project Name	STM32F429I
Board Name	STM32F429I
Generated with:	STM32CubeMX 4.11.0
Date	12/09/2015

## 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F429/439
MCU name	STM32F429IGTx
MCU Package	LQFP176
MCU Pin number	176

## 2. Pinout Configuration



# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP176	(function after		Function(s)	
	reset)		,	
3	PE4	I/O	LTDC_B0	
4	PE5	I/O	LTDC_G0	
5	PE6	I/O	LTDC_G1	
6	VBAT	Power		
11	PI9	I/O	LTDC_VSYNC	
12	PI10	I/O	LTDC_HSYNC	
14	VSS	Power		
15	VDD	Power		
16	PF0	I/O	FMC_A0	
17	PF1	I/O	FMC_A1	
18	PF2	I/O	FMC_A2	
19	PF3	I/O	FMC_A3	
20	PF4	I/O	FMC_A4	
21	PF5	I/O	FMC_A5	
22	VSS	Power		
23	VDD	Power		
24	PF6 *	I/O	GPIO_Output	LED1
25	PF7 *	I/O	GPIO_Output	LED2
26	PF8 *	I/O	GPIO_Output	LED3
27	PF9 *	I/O	GPIO_Output	LED4
28	PF10	I/O	LTDC_DE	
29	PH0/OSC_IN	I/O	RCC_OSC_IN	
30	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
31	NRST	Reset		
33	PC1 *	I/O	GPIO_Output	OTG_POWER
36	VDD	Power		
37	VSSA	Power		
38	VREF+	Power		
39	VDDA	Power		
43	PH2	I/O	LTDC_R0	
44	PH3	I/O	LTDC_R1	
46	PH5	I/O	FMC_SDNWE	
48	BYPASS_REG	Reset		
49	VDD	Power		
59	PF11	I/O	FMC_SDNRAS	
60	PF12	I/O	FMC_A6	


Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP176	(function after		Function(s)	
	reset)			
61	VSS	Power		
62	VDD			
	PF13	Power I/O	ΓMC Δ7	
63 64	PF14	I/O	FMC_A7 FMC_A8	
65	PF15	I/O	FMC_A9	
66	PG0	I/O	FMC_A10	
67	PG1	1/0	FMC_A11	
68	PE7	1/0	FMC_D4	
69	PE8	I/O	FMC_D5	
70	PE9	I/O	FMC_D6	
71	VSS	Power	T MO_DO	
72	VDD	Power		
73	PE10	I/O	FMC_D7	
74	PE11	I/O	FMC_D8	
75	PE12	I/O	FMC_D9	
76	PE13	I/O	FMC_D10	
77	PE14	I/O	FMC_D11	
78	PE15	I/O	FMC_D12	
81	VCAP_1	Power	1 MO_B 12	
82	VDD	Power		
83	PH6	I/O	FMC_SDNE1	
84	PH7	I/O	FMC_SDCKE1	
85	PH8	I/O	LTDC_R2	
86	PH9	I/O	LTDC_R3	
87	PH10	I/O	LTDC_R4	
88	PH11	I/O	LTDC_R5	
89	PH12	I/O	LTDC_R6	
90	VSS	Power		
91	VDD	Power		
96	PD8	I/O	FMC_D13	
97	PD9	I/O	FMC_D14	
98	PD10	I/O	FMC_D15	
101	PD13 *	I/O	GPIO_Input	CTR
102	VSS	Power		
103	VDD	Power		
104	PD14	I/O	FMC_D0	
105	PD15	I/O	FMC_D1	
106	PG2 *	I/O	GPIO_Input	UP
107	PG3 *	I/O	GPIO_Input	RIGHT

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP176	(function after		Function(s)	
	reset)			
108	PG4	I/O	FMC_BA0	
109	PG5	1/0	FMC_BA1	
110	PG6	1/0	LTDC_R7	
111	PG7	1/0	LTDC_CLK	
112	PG8	1/0	FMC_SDCLK	
113	VSS	Power	FWC_SDCLK	
114	VDD	Power		
122	PA11	I/O	USB_OTG_FS_DM	
123	PA12	1/0	USB_OTG_FS_DP	
125	VCAP_2	Power	030_010_13_01	
126	VSS	Power		
127	VDD	Power		
128	PH13	I/O	LTDC_G2	
129	PH14	I/O	LTDC_G3	
130	PH15	1/0	LTDC_G4	
131	PI0	1/0	LTDC_G5	
132	PI1	1/0	LTDC_G6	
133	PI2	1/0	LTDC_G7	
135	VSS	Power	LIDC_G/	
136	VDD	Power		
142	PD0	I/O	FMC_D2	
143	PD1	1/0	FMC_D3	
146	PD4 *	1/0	GPIO_Output	LED_BL
148	VSS	Power	GFIO_Output	LLD_BL
149	VDD	Power		
150	PD6	I/O	LTDC_B2	
152	PG9 *	1/0	GPIO_Input	LEFT
153	PG10 *	1/0	GPIO_Input	DOWN
154	PG11	1/0	LTDC_B3	DOWN
155	PG12	I/O	LTDC_B1	
158	VSS	Power	FIDO_DI	
159	VDD	Power		
160	PG15	I/O	FMC_SDNCAS	
166	BOOT0	Boot	T WIO_SDINGAS	
167	PB8	I/O	LTDC_B6	
168	PB9	I/O	LTDC_B6	
169	PE0 PE1	I/O I/O	FMC_NBL0	
170			FMC_NBL1	
171	PDR_ON	Reset		

Pin Number LQFP176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
172	VDD	Power		
173	PI4	I/O	LTDC_B4	
174	PI5	I/O	LTDC_B5	

<sup>\*</sup> The pin is affected with an I/O function

## 4. Clock Tree Configuration



## 5. IPs and Middleware Configuration

#### 5.1. DMA2D

mode: Activated

#### 5.1.1. Parameter Settings:

#### **Basic Parameters:**

Transfer Mode Memory to Memory
Color Mode RGB565 \*

Output Offset 0

Foreground layer Configuration:

DMA2D Input Color Mode RGB565

DMA2D ALPHA MODE No modification of the alpha channel value

Input Alpha

OxFF \*

Input Offset

0

#### 5.2. FMC

#### SDRAM 1

Clock and chip enable: SDCKE1+SDNE1

Internal bank number: 4 banks

Address: 12 bits Data: 16 bits

Byte enable: 16-bit byte enable

#### 5.2.1. SDRAM 1:

#### **SDRAM control:**

Bank SDRAM bank 2

Column bit number 8 bits

Row bit number 12 bits \*

CAS latency 3 memory clock cycles \*

Write protection Disabled

SDRAM common clock 2 HCLK clock cycles \*

SDRAM common burst read Disabled

SDRAM common read pipe delay

1 HCLK clock cycle \*

SDRAM timing in memory clock cycles:

Load mode register to active delay

2 \*

Exit self-refresh delay 7 \*
Self refresh time 4 \*

SDRAM common row cycle delay 6 \*

Write recovery time 2 \*
SDRAM common row precharge delay 2 \*

Row to column delay 2 \*

#### 5.3. LTDC

Display Type: RGB888 (24 bits)

#### 5.3.1. Parameter Settings:

#### **Synchronization for Width:**

Horizontal Synchronization Width 30 \* Horizontal Back Porch 46 \* Active Width 800 \* Horizontal Front Porch 210 \* **HSync Width** 29 Accumulated Horizontal Back Porch Width 75 Accumulated Active Width 875 Total Width 1085

#### Synchronization for Height:

Vertical Synchronization Height 10 \* Vertical Back Porch 23 \* 480 Active Height Vertical Front Porch 22 \* VSync Height 9 Accumulated Vertical Back Porch Height 32 Accumulated Active Height 512 Total Height 534

#### **Signal Polarity:**

Horizontal Synchronization Polarity Active Low

Vertical Synchronization Polarity Active Low

Data Enable Polarity Active Low

Pixel Clock Polarity Normal Input **BackGround Color:** Red 0 Green 0 Blue 0 5.3.2. Layer Settings: **BackGround Color:** Layer 0 - Blue 0 Layer 0 - Green 0 Layer 0 - Red 0 Layer 1 - Blue 0 Layer 1 - Green 0 Layer 1 - Red 0 **Windows Position:** Layer 0 - Window Horizontal Start 0 Layer 0 - Window Horizontal Stop 800 \* Layer 0 - Window Vertical Start 0 Layer 0 - Window Vertical Stop 480 \* Layer 1 - Window Horizontal Start 0 Layer 1 - Window Horizontal Stop 800 \* Layer 1 - Window Vertical Start 0 Layer 1 - Window Vertical Stop 480 \* **Pixel Parameters:** Layer 0 - Pixel Format **RGB565** \* Layer 1 - Pixel Format **RGB565** \* Blending: Layer 0 - Alpha constant for blending 255 \* Layer 0 - Default Alpha value Alpha constant Layer 0 - Blending Factor1 Layer 0 - Blending Factor2 Alpha constant Layer 1 - Alpha constant for blending Layer 1 - Default Alpha value 0 Layer 1 - Blending Factor1 Alpha constant x Pixel Alpha \* Layer 1 - Blending Factor2 Alpha constant x Pixel Alpha \* Frame Buffer: Layer 0 - Color Frame Buffer Start Adress 0xD0000000 \* Layer 0 - Color Frame Buffer Line Length (Image 800 \*

Width)

Layer 0 - Color Frame Buffer Number of Lines (Image 480 \*

Height)

Layer 1 - Color Frame Buffer Start Adress 0xD0200000 \*

Layer 1 - Color Frame Buffer Line Length (Image \*\* 800 \*\*

Width)

Layer 1 - Color Frame Buffer Number of Lines (Image 480 \*

Height)

#### 5.4. RCC

#### High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 5.4.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Power Over Drive Disabled

### 5.5. USB\_OTG\_FS

Mode: Host\_Only

#### 5.5.1. Parameter Settings:

Speed Host Full Speed 12MBit/s

Enable internal IP DMA Disabled

## 5.6. USB\_HOST

## Class for FS IP: Human Interface Host Class (HID)

### 5.6.1. Parameter Settings:

#### **Host Configuration:**

USBH_DEBUG_LEVEL (USBH Debug Level)	2: User + Error messages *
USBH_MAX_DATA_BUFFER (Maximun size of temporary data)	0x200
USBH_MAX_SIZE_CONFIGURATION (Maximun size in bytes for the Configuration Descriptor)	0x200 *
USBH_KEEP_CFG_DESCRIPTOR (Keep the configuration into RAM)	Enabled
USBH_MAX_NUM_CONFIGURATION (Maximun number of supported configuration)	1
USBH_MAX_NUM_SUPPORTED_CLASS (Maximun number of supported class)	1
USBH_MAX_NUM_INTERFACES (Maximun number of interfaces)	2
USBH_MAX_NUM_ENDPOINTS (Maximum number of endpoints)	2

#### CMSIS\_RTOS:

USBH\_USE\_OS (Enable the support of an RTOS)

Disabled

<sup>\*</sup> User modified value

# 6. System Configuration

## 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
FMC	PF0	FMC_A0	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF1	FMC_A1	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF2	FMC_A2	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF3	FMC_A3	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF4	FMC_A4	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF5	FMC_A5	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PH5	FMC_SDNWE	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF11	FMC_SDNRAS	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF12	FMC_A6	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF13	FMC_A7	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF14	FMC_A8	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF15	FMC_A9	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG0	FMC_A10	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG1	FMC_A11	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE7	FMC_D4	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE8	FMC_D5	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE9	FMC_D6	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE10	FMC_D7	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE11	FMC_D8	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE12	FMC_D9	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE13	FMC_D10	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE14	FMC_D11	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE15	FMC_D12	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PH6	FMC_SDNE1	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PH7	FMC_SDCKE1	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD8	FMC_D13	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD9	FMC_D14	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD10	FMC_D15	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD14	FMC_D0	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD15	FMC_D1	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG4	FMC_BA0	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG5	FMC_BA1	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG8	FMC_SDCLK	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD0	FMC_D2	Alternate Function Push Pull	No pull-up and no pull-down	High	
		_	-		Ĭ	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PD1	FMC_D3	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG15	FMC_SDNCAS	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE0	FMC_NBL0	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE1	FMC_NBL1	Alternate Function Push Pull	No pull-up and no pull-down	High	
LTDC	PE4	LTDC_B0	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PE5	LTDC_G0	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PE6	LTDC_G1	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI9	LTDC_VSYNC	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI10	LTDC_HSYNC	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PF10	LTDC_DE	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH2	LTDC_R0	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH3	LTDC_R1	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH8	LTDC_R2	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH9	LTDC_R3	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH10	LTDC_R4	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH11	LTDC_R5	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH12	LTDC_R6	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG6	LTDC_R7	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG7	LTDC_CLK	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH13	LTDC_G2	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH14	LTDC_G3	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH15	LTDC_G4	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI0	LTDC_G5	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI1	LTDC_G6	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI2	LTDC_G7	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PD6	LTDC_B2	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG11	LTDC_B3	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG12	LTDC_B1	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PB8	LTDC_B6	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PB9	LTDC_B7	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI4	LTDC_B4	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI5	LTDC_B5	Alternate Function Push Pull	No pull-up and no pull-down	High *	
RCC	PH0/OSC_I	RCC_OSC_IN	n/a	n/a	n/a	
		RCC_OSC_OUT	n/a	n/a	n/a	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	UT					
USB_OTG_ FS	PA11	USB_OTG_FS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PA12	USB_OTG_FS_ DP	Alternate Function Push Pull	Pull-up *	High *	
GPIO	PF6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED1
	PF7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED2
	PF8	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED3
	PF9	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED4
	PC1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OTG_POWER
	PD13	GPIO_Input	Input mode	Pull-up *	n/a	CTR
	PG2	GPIO_Input	Input mode	Pull-up *	n/a	UP
	PG3	GPIO_Input	Input mode	Pull-up *	n/a	RIGHT
	PD4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_BL
	PG9	GPIO_Input	Input mode	Pull-up *	n/a	LEFT
	PG10	GPIO_Input	Input mode	Pull-up *	n/a	DOWN

## 6.2. DMA configuration

DMA request	Stream	Direction	Priority
MEMTOMEM	DMA2_Stream0	Memory To Memory	Low

### MEMTOMEM: DMA2\_Stream0 DMA request Settings:

Mode: Normal

Use fifo: Enable \*

FIFO Threshold: Full

Src Memory Increment: Enable \*

Dst Memormy Increment: Enable \*

Src Memory Data Width: Word \*

Dst Memormy Data Width: Word \*

Src Memory Burst Size: Single
Dst Memormy Burst Size: Single

## 6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority		
System tick timer	true	0	0		
USB On The Go FS global interrupt	true	1	0		
Non maskable interrupt		unused			
Memory management fault		unused			
Pre-fetch fault, memory access fault		unused			
Undefined instruction or illegal state		unused			
Debug monitor		unused			
PVD interrupt through EXTI line 16		unused			
Flash global interrupt		unused			
RCC global interrupt		unused			
FMC global interrupt		unused			
DMA2 stream0 global interrupt	unused				
LTDC global interrupt	unused				
LTDC global error interrupt	unused				
DMA2D global interrupt		unused			

<sup>\*</sup> User modified value

# 7. Power Plugin report

### 7.1. Microcontroller Selection

Series	STM32F4
Line	STM32F429/439
мси	STM32F429IGTx
Datasheet	024030_Rev5

### 7.2. Parameter Selection

Temperature	25
Vdd	null

# 8. Software Project

## 8.1. Project Settings

Name	Value
Project Name	STM32F429I
Project Folder	C:\Users\Administrator\Desktop\stm32cube\STM32F429I\USB FS\USB
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F4 V1.9.0

## 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	