# 1. Description


## 1.1. Project

Project Name	STM32F429I
Board Name	STM32F429I
Generated with:	STM32CubeMX 4.11.0
Date	11/23/2015

## 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F429/439
MCU name	STM32F429IGTx
MCU Package	LQFP176
MCU Pin number	176

## 2. Pinout Configuration



# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP176	(function after		Function(s)	
	reset)			
3	PE4	I/O	LTDC_B0	
4	PE5	I/O	LTDC_G0	
5	PE6	I/O	LTDC_G1	
6	VBAT	Power		
11	PI9	I/O	LTDC_VSYNC	
12	PI10	I/O	LTDC_HSYNC	
14	VSS	Power		
15	VDD	Power		
16	PF0	I/O	FMC_A0	
17	PF1	I/O	FMC_A1	
18	PF2	I/O	FMC_A2	
19	PF3	I/O	FMC_A3	
20	PF4	I/O	FMC_A4	
21	PF5	I/O	FMC_A5	
22	VSS	Power		
23	VDD	Power		
24	PF6 *	I/O	GPIO_Output	LED1
20				
28	PF10	I/O	LTDC_DE	
28	PF10 PH0/OSC_IN	I/O I/O	LTDC_DE RCC_OSC_IN	
29	PH0/OSC_IN	I/O	RCC_OSC_IN	
29 30	PH0/OSC_IN PH1/OSC_OUT	I/O I/O	RCC_OSC_IN	
29 30 31	PH0/OSC_IN PH1/OSC_OUT NRST	I/O I/O Reset	RCC_OSC_IN RCC_OSC_OUT	
29 30 31 33	PH0/OSC_IN PH1/OSC_OUT NRST PC1	I/O I/O Reset I/O	RCC_OSC_IN RCC_OSC_OUT	
29 30 31 33 36	PH0/OSC_IN PH1/OSC_OUT NRST PC1 VDD	I/O I/O Reset I/O Power	RCC_OSC_IN RCC_OSC_OUT	
29 30 31 33 36 37	PH0/OSC_IN PH1/OSC_OUT NRST PC1 VDD VSSA	I/O I/O Reset I/O Power Power	RCC_OSC_IN RCC_OSC_OUT	
29 30 31 33 36 37 38	PH0/OSC_IN PH1/OSC_OUT NRST PC1 VDD VSSA VREF+	I/O I/O Reset I/O Power Power Power	RCC_OSC_IN RCC_OSC_OUT	
29 30 31 33 36 37 38 39	PH0/OSC_IN PH1/OSC_OUT NRST PC1 VDD VSSA VREF+ VDDA	I/O I/O Reset I/O Power Power Power Power	RCC_OSC_IN RCC_OSC_OUT  ETH_MDC	
29 30 31 33 36 37 38 39 41	PH0/OSC_IN PH1/OSC_OUT NRST PC1 VDD VSSA VREF+ VDDA PA1	I/O I/O Reset I/O Power Power Power Power I/O	RCC_OSC_IN RCC_OSC_OUT  ETH_MDC  ETH_REF_CLK	
29 30 31 33 36 37 38 39 41 42	PH0/OSC_IN PH1/OSC_OUT NRST PC1 VDD VSSA VREF+ VDDA PA1 PA2	I/O I/O Reset I/O Power Power Power I/O I/O	RCC_OSC_IN RCC_OSC_OUT  ETH_MDC  ETH_REF_CLK ETH_MDIO	
29 30 31 33 36 37 38 39 41 42 43	PH0/OSC_IN PH1/OSC_OUT NRST PC1 VDD VSSA VREF+ VDDA PA1 PA2 PH2	I/O I/O Reset I/O Power Power Power I/O I/O I/O	RCC_OSC_IN RCC_OSC_OUT  ETH_MDC  ETH_REF_CLK ETH_MDIO LTDC_R0	
29 30 31 31 33 36 37 38 39 41 42 43 44	PH0/OSC_IN PH1/OSC_OUT NRST PC1 VDD VSSA VREF+ VDDA PA1 PA2 PH2 PH3	I/O I/O Reset I/O Power Power Power I/O I/O I/O I/O	RCC_OSC_IN RCC_OSC_OUT  ETH_MDC  ETH_REF_CLK ETH_MDIO LTDC_R0 LTDC_R1	
29 30 31 33 36 37 38 39 41 42 43 44 46	PH0/OSC_IN PH1/OSC_OUT NRST PC1 VDD VSSA VREF+ VDDA PA1 PA2 PH2 PH3 PH5	I/O I/O Reset I/O Power Power Power I/O I/O I/O I/O I/O	RCC_OSC_IN RCC_OSC_OUT  ETH_MDC  ETH_REF_CLK ETH_MDIO LTDC_R0 LTDC_R1	
29 30 31 31 33 36 37 38 39 41 42 43 44 46 48	PH0/OSC_IN PH1/OSC_OUT NRST PC1 VDD VSSA VREF+ VDDA PA1 PA2 PH2 PH3 PH5 BYPASS_REG	I/O I/O Reset I/O Power Power Power I/O I/O I/O I/O I/O Reset	RCC_OSC_IN RCC_OSC_OUT  ETH_MDC  ETH_REF_CLK ETH_MDIO LTDC_R0 LTDC_R1	
29 30 31 33 36 37 38 39 41 42 43 44 46 48	PH0/OSC_IN PH1/OSC_OUT NRST PC1 VDD VSSA VREF+ VDDA PA1 PA2 PH2 PH3 PH5 BYPASS_REG VDD	I/O I/O Reset I/O Power Power Power I/O I/O I/O I/O I/O Reset Power	RCC_OSC_IN RCC_OSC_OUT  ETH_MDC  ETH_REF_CLK ETH_MDIO LTDC_R0 LTDC_R1 FMC_SDNWE	


Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP176	(function after		Function(s)	
	reset)		<b>、</b> /	
59	PF11	I/O	FMC_SDNRAS	
60	PF12	I/O	FMC_A6	
61	VSS	Power		
62	VDD	Power		
63	PF13	I/O	FMC_A7	
64	PF14	I/O	FMC_A8	
65	PF15	I/O	FMC_A9	
66	PG0	I/O	FMC_A10	
67	PG1	I/O	FMC_A11	
68	PE7	I/O	FMC_D4	
69	PE8	I/O	FMC_D5	
70	PE9	I/O	FMC_D6	
71	VSS	Power		
72	VDD	Power		
73	PE10	I/O	FMC_D7	
74	PE11	I/O	FMC_D8	
75	PE12	I/O	FMC_D9	
76	PE13	I/O	FMC_D10	
77	PE14	I/O	FMC_D11	
78	PE15	I/O	FMC_D12	
80	PB11	I/O	ETH_TX_EN	
81	VCAP_1	Power		
82	VDD	Power		
83	PH6	I/O	FMC_SDNE1	
84	PH7	I/O	FMC_SDCKE1	
85	PH8	I/O	LTDC_R2	
86	PH9	I/O	LTDC_R3	
87	PH10	I/O	LTDC_R4	
88	PH11	I/O	LTDC_R5	
89	PH12	I/O	LTDC_R6	
90	VSS	Power		
91	VDD	Power		
96	PD8	I/O	FMC_D13	
97	PD9	I/O	FMC_D14	
98	PD10	I/O	FMC_D15	
101	PD13	I/O	GPIO_EXTI13	CTR
102	VSS	Power		
103	VDD	Power		
104	PD14	I/O	FMC_D0	

Pin Number LQFP176	Pin Name (function after	Pin Type	Alternate Function(s)	Label
	reset)		1 411011(0)	
105	PD15	I/O	FMC_D1	
108	PG4	1/0	FMC_BA0	
109	PG5	1/0	FMC_BA1	
110	PG6	1/0	LTDC_R7	
111	PG7	1/0	LTDC_CLK	
112	PG8	1/0	FMC_SDCLK	
113	VSS	Power	T WO_ODOLIC	
114	VDD	Power		
120	PA9	I/O	USART1_TX	
121	PA10	I/O	USART1_RX	
125	VCAP_2	Power	00/11/1_10/	
126	VSS	Power		
127	VDD	Power		
128	PH13	I/O	LTDC_G2	
129	PH14	I/O	LTDC_G3	
130	PH15	I/O	LTDC_G4	
131	PI0	I/O	LTDC_G5	
132	PI1	I/O	LTDC_G6	
133	PI2	I/O	LTDC_G7	
135	VSS	Power		
136	VDD	Power		
142	PD0	I/O	FMC_D2	
143	PD1	I/O	FMC_D3	
146	PD4 *	I/O	GPIO_Output	LCD_BackLight
148	VSS	Power		
149	VDD	Power		
150	PD6	I/O	LTDC_B2	
154	PG11	I/O	LTDC_B3	
155	PG12	I/O	LTDC_B1	
156	PG13	I/O	ETH_TXD0	
157	PG14	I/O	ETH_TXD1	
158	VSS	Power		
159	VDD	Power		
160	PG15	I/O	FMC_SDNCAS	
166	BOOT0	Boot		
167	PB8	I/O	LTDC_B6	
168	PB9	I/O	LTDC_B7	
169	PE0	I/O	FMC_NBL0	
170	PE1	I/O	FMC_NBL1	

Pin Number LQFP176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
171	PDR_ON	Reset		
172	VDD	Power		
173	PI4	I/O	LTDC_B4	
174	PI5	I/O	LTDC_B5	

<sup>\*</sup> The pin is affected with an I/O function

## 4. Clock Tree Configuration



## 5. IPs and Middleware Configuration

#### 5.1. DMA2D

mode: Activated

#### 5.1.1. Parameter Settings:

**Basic Parameters:** 

Transfer Mode Memory to Memory
Color Mode RGB565 \*

Output Offset 0

Foreground layer Configuration:

DMA2D Input Color Mode RGB565

DMA2D ALPHA MODE No modification of the alpha channel value

#### 5.2. ETH

Mode: RMII

### 5.2.1. Parameter Settings:

**Advanced : Ethernet Media Configuration:** 

Auto Negotiation Enabled

**General : Ethernet Configuration:** 

Ethernet MAC Address 00:80:E1:00:00:00

PHY Address 1

**Ethernet Basic Configuration:** 

Rx Mode Polling Mode
TX IP Header Checksum Computation By hardware

#### 5.2.2. Advanced Parameters:

#### **External PHY Configuration:**

PHY Reset delay these values are based on a 1 ms 0x000000FF \*

Systick interrupt

PHY Configuration delay 0x00000FFF \*
PHY Read TimeOut 0x0000FFF \*
PHY Write TimeOut 0x0000FFFF \*

#### **Common: External PHY Configuration:**

Transceiver Basic Control Register 0x00 \* Transceiver Basic Status Register 0x01 \* **PHY Reset** 0x8000 \* Select loop-back mode 0x4000 \* Set the full-duplex mode at 100 Mb/s 0x2100 \* Set the half-duplex mode at 100 Mb/s 0x2000 \* Set the full-duplex mode at 10 Mb/s 0x0100 \* Set the half-duplex mode at 10 Mb/s 0x0000 \* Enable auto-negotiation function 0x1000 \* Restart auto-negotiation function 0x0200 \* Select the power down mode 0x0800 \* Isolate PHY from MII 0x0400 \* Auto-Negotiation process completed 0x0020 \* Valid link established 0x0004 \* Jabber condition detected 0x0002 \*

#### **Extended: External PHY Configuration:**

PHY status register Offset 0x10 \* MII Interrupt Control Register 0x11 \* MII Interrupt Status and Misc. Control Register 0x12 \* PHY Link mask 0x0001 \* PHY Speed mask 0x0002 \* PHY Duplex mask 0x0004 \* PHY Enable interrupts 0x0002 \* PHY Enable output interrupt events 0x0001 \* Enable Interrupt on change of link status 0x0020 \* HY link status interrupt mask 0x2000 \*

#### 5.3. FMC

#### SDRAM 1

Clock and chip enable: SDCKE1+SDNE1

Internal bank number: 4 banks

Address: 12 bits Data: 16 bits

Byte enable: 16-bit byte enable

#### 5.3.1. SDRAM 1:

#### **SDRAM control:**

Bank SDRAM bank 2

8 bits Column bit number Row bit number 12 bits \*

CAS latency 3 memory clock cycles \*

Disabled Write protection

SDRAM common clock 2 HCLK clock cycles \*

Disabled SDRAM common burst read

SDRAM common read pipe delay 1 HCLK clock cycle \*

#### SDRAM timing in memory clock cycles:

Load mode register to active delay 2 \* Exit self-refresh delay 7 \* Self refresh time 4 \* SDRAM common row cycle delay 6 \* Write recovery time 2 \* SDRAM common row precharge delay 2 \* Row to column delay

### 5.4. LTDC

Display Type: RGB888 (24 bits)

### 5.4.1. Parameter Settings:

#### Synchronization for Width:

Horizontal Synchronization Width 30 \* Horizontal Back Porch 46 \* Active Width 800 \* Horizontal Front Porch 210 \*

HSync Width	29
Accumulated Horizontal Back Porch Width	75
Accumulated Active Width	875
Total Width	1085
Synchronization for Height:	
Vertical Synchronization Height	10 *
Vertical Back Porch	23 *
Active Height	480
Vertical Front Porch	22 *
VSync Height	9
Accumulated Vertical Back Porch Height	32
Accumulated Active Height	512
Total Height	534
Signal Polarity:	
Horizontal Synchronization Polarity	Active Low
Vertical Synchronization Polarity	Active Low
Data Enable Polarity	Active Low
Pixel Clock Polarity	Normal Input
BackGround Color:	
Red	0
Green	0
Blue	0
5.4.2. Layer Settings:	
BackGround Color:	
Layer 0 - Blue	0
Layer 0 - Green	0
Layer 0 - Red	0
Layer 1 - Blue	0
Layer 1 - Green	0
Layer 1 - Red	0
Windows Position:	
Layer 0 - Window Horizontal Start	0
Layer 0 - Window Horizontal Stop	800 *
Layer 0 - Window Vertical Start	0

480 \*

800 \*

0

Layer 0 - Window Vertical Stop

Layer 1 - Window Vertical Start

Layer 1 - Window Horizontal Start Layer 1 - Window Horizontal Stop Layer 1 - Window Vertical Stop 480 \*

**Pixel Parameters:** 

Layer 0 - Pixel Format RGB565 \*

Layer 1 - Pixel Format RGB565 \*

Blending:

Layer 0 - Alpha constant for blending 255 \*

Layer 0 - Default Alpha value 0

Layer 0 - Blending Factor1 Alpha constant
Layer 0 - Blending Factor2 Alpha constant

Layer 1 - Alpha constant for blending 0
Layer 1 - Default Alpha value 0

Layer 1 - Blending Factor 1 Alpha constant x Pixel Alpha \*

Layer 1 - Blending Factor 2 Alpha constant x Pixel Alpha \*

Frame Buffer:

Layer 0 - Color Frame Buffer Start Adress 0xD0000000 \*

Layer 0 - Color Frame Buffer Line Length (Image

Width)

800 \*

Layer 0 - Color Frame Buffer Number of Lines (Image 480 \*

Height)

Layer 1 - Color Frame Buffer Start Adress 0xD0200000 \*

Layer 1 - Color Frame Buffer Line Length (Image \*\*800 \*\*

(Width

Layer 1 - Color Frame Buffer Number of Lines (Image 480 \*

Height)

#### 5.5. RCC

## High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 5.5.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

#### **Power Parameters:**

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Power Over Drive Enabled

### 5.6. USART1

**Mode: Asynchronous** 

### 5.6.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None
Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 5.7. LWIP

mode: Enabled

Advanced parameters are not listed except if modified by user.

#### 5.7.1. General:

#### **LwIP Version:**

LwIP Version (Version of LwIP supported by CubeMX)

1.4.1

**DHCP Option:** 

LWIP\_DHCP (DHCP Module)

Disabled \*

**IP Address Settings:** 

 IP\_ADDRESS (IP Address)
 192.168.001.163 \*

 NETMASK\_ADDRESS (Netmask Address)
 255.255.255.000 \*

 GATEWAY\_ADDRESS (Gateway Address)
 192.168.001.001 \*

**RTOS Settings:** 

WITH\_RTOS (Use FREERTOS \*\* CubeMX specific \*\*)

Disabled

**Protocols Options:** 

LWIP_ICMP (ICMP Module Activation)	Enabled
LWIP_IGMP (IGMP Module)	Disabled
LWIP_DNS (DNS Module)	Disabled
LWIP_UDP (UDP Module)	Enabled
MEMP_NUM_UDP_PCB (Number of UDP Connections)	4
LWIP_TCP (TCP Module)	Enabled
MEMP_NUM_TCP_PCB (Number of TCP Connections)	5

#### 5.7.2. All LwIP Options:

<b>Platform</b>	Specific	Locking:
-----------------	----------	----------

SYS\_LIGHTWEIGHT\_PROT (Memory Functions Protection)

Disabled

NO\_SYS (LwIP Facilities)

LwIP Facilities Disabled

NO\_SYS\_NO\_TIMERS (Drop Support For sys\_timeout)

Disabled

**Memory Options:** 

MEM\_SIZE (Heap Memory Size) 1600

**Internal Memory Pool Sizes:** 

MEMP\_NUM\_PBUF (Number of Memory Pool struct Pbufs)

MEMP\_NUM\_RAW\_PCB (Number of Raw Protocol Control Blocks)

MEMP\_NUM\_TCP\_PCB\_LISTEN (Number of Listening TCP Connections)

MEMP\_NUM\_TCP\_SEG (Number of TCP Segments simultaneously queued)

MEMP\_NUM\_LOCALHOSTLIST (Number of Host Entries in the Local Host List)

16

**Pbuf Options:** 

PBUF\_POOL\_SIZE (Number of Buffers in the Pbuf Pool)

16
PBUF\_POOL\_BUFSIZE (Size of each pbuf in the pbuf pool)

592

**ARP Options:** 

LWIP\_ARP (ARP Functionality) Enabled

**SNMP Options:** 

LWIP\_SNMP (SNMP Module) Disabled

**TCP Options:** 

TCP\_TTL (Number of Time-To-Live Used by TCP Packets)

255
TCP\_WND (TCP Receive Window Maximum Size)

2144

TCP\_QUEUE\_OOSEQ (Allow Out-Of-Order Incoming Packets)

Disabled \*

TCP\_MSS (Maximum Segment Size) 536

TCP\_SND\_BUF (TCP Sender Buffer Space) 1072

TCP\_SND\_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender) 9

**Network Interfaces Options:** 

LWIP\_NETIF\_STATUS\_CALLBACK (Callback Function on Interface Status Changes)

Disabled

LWIP\_NETIF\_LINK\_CALLBACK (Callback Function on Interface Link Changes)

Enabled \*

LWIP\_NETIF\_LOOPBACK (NETIF Loopback)

Disabled

#### **Sequential Layer options:**

LWIP\_NETCONN (NETCONN API)

Disabled

**Socket Options:** 

LWIP\_SOCKET (Socket API)

LWIP\_COMPAT\_SOCKETS (BSD-style Socket Functions Names)

Enabled

**Statistics Options:** 

LWIP\_STATS (Statictics Collection)

Disabled

**Checksum Options:** 

CHECKSUM\_BY\_HARDWARE (Hardware Checksum \*\* CubeMX specific \*\*) Disabled Disabled CHECKSUM\_GEN\_IP (Generate Software Checksum for Outgoing IP Packets) Disabled CHECKSUM\_GEN\_UDP (Generate Software Checksum for Outgoing UDP Packets) CHECKSUM\_GEN\_TCP (Generate Software Checksum for Outgoing TCP Packets) Disabled Disabled CHECKSUM\_GEN\_ICMP (Generate Software Checksum for Outgoing ICMP Packets) Disabled CHECKSUM\_CHECK\_IP (Generate Software Checksum for Incoming IP Packets) Disabled CHECKSUM\_CHECK\_UDP (Generate Software Checksum for Incoming UDP Packets) CHECKSUM\_CHECK\_TCP (Generate Software Checksum for Incoming TCP Packets) Disabled

#### 5.7.3. Debug:

#### **Debugging Options:**

LWIP\_DBG\_MIN\_LEVEL (Minimum Level)

All

<sup>\*</sup> User modified value

# 6. System Configuration

## 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PA7	ETH_CRS_DV	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PB11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG13	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG14	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	High *	
FMC	PF0	FMC_A0	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF1	FMC_A1	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF2	FMC_A2	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF3	FMC_A3	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF4	FMC_A4	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF5	FMC_A5	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PH5	FMC_SDNWE	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF11	FMC_SDNRAS	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF12	FMC_A6	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF13	FMC_A7	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF14	FMC_A8	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PF15	FMC_A9	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG0	FMC_A10	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG1	FMC_A11	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE7	FMC_D4	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE8	FMC_D5	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE9	FMC_D6	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE10	FMC_D7	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE11	FMC_D8	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE12	FMC_D9	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE13	FMC_D10	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE14	FMC_D11	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE15	FMC_D12	Alternate Function Push Pull	No pull-up and no pull-down	High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PH6	FMC_SDNE1	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PH7	FMC_SDCKE1	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD8	FMC_D13	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD9	FMC_D14	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD10	FMC_D15	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD14	FMC_D0	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD15	FMC_D1	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG4	FMC_BA0	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG5	FMC_BA1	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG8	FMC_SDCLK	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD0	FMC_D2	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PD1	FMC_D3	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PG15	FMC_SDNCAS	Alternate Function Push Pull	No pull-up and no pull-down	High	
	PE0	FMC_NBL0	Alternate Function Push Pull	No pull-up and no pull-down	High	
LTDC	PE1	FMC_NBL1	Alternate Function Push Pull	No pull-up and no pull-down	High	
LTDC	PE4	LTDC_B0	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PE5	LTDC_G0	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PE6	LTDC_G1	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI9	LTDC_VSYNC	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI10	LTDC_HSYNC	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PF10	LTDC_DE	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH2	LTDC_R0	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH3	LTDC_R1	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH8	LTDC_R2	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH9	LTDC_R3	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH10	LTDC_R4	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH11	LTDC_R5	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH12	LTDC_R6	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG6	LTDC_R7	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG7	LTDC_CLK	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH13	LTDC_G2	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH14	LTDC_G3	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PH15	LTDC_G4	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI0	LTDC_G5	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI1	LTDC_G6	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI2	LTDC_G7	Alternate Function Push Pull	No pull-up and no pull-down	High *	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PD6	LTDC_B2	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG11	LTDC_B3	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PG12	LTDC_B1	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PB8	LTDC_B6	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PB9	LTDC_B7	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI4	LTDC_B4	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PI5	LTDC_B5	Alternate Function Push Pull	No pull-up and no pull-down	High *	
RCC	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
USART1	PA9	USART1_TX	Alternate Function Push Pull	Pull-up	High *	
	PA10	USART1_RX	Alternate Function Push Pull	Pull-up	High *	
GPIO	PF6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED1
	PD13	GPIO_EXTI13	External Interrupt	Pull-up *	n/a	CTR
			Mode with Falling			
			edge trigger detection			
	PD4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LCD_BackLight

## 6.2. DMA configuration

DMA request	Stream	Direction	Priority
MEMTOMEM	DMA2_Stream0	Memory To Memory	Low

## MEMTOMEM: DMA2\_Stream0 DMA request Settings:

Mode: Normal

Use fifo: Enable \*

FIFO Threshold: Full

Src Memory Increment: Enable \*

Dst Memormy Increment: Enable \*

Src Memory Data Width: Word \*

Dst Memormy Data Width: Word \*

Src Memory Burst Size: Single
Dst Memormy Burst Size: Single

## 6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
System tick timer	true	0	0
EXTI line[15:10] interrupts	true	0	0
Ethernet global interrupt	true	0	0
Non maskable interrupt		unused	
Memory management fault	unused		
Pre-fetch fault, memory access fault	unused		
Undefined instruction or illegal state	unused		
Debug monitor	unused		
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
USART1 global interrupt	unused		
FMC global interrupt	unused		
DMA2 stream0 global interrupt	unused		
Ethernet wake-up interrupt through EXTI line 19		unused	
LTDC global interrupt	unused		
LTDC global error interrupt	unused		
DMA2D global interrupt	unused		

<sup>\*</sup> User modified value

# 7. Power Plugin report

## 7.1. Microcontroller Selection

Series	STM32F4
Line	STM32F429/439
мси	STM32F429IGTx
Datasheet	024030_Rev5

## 7.2. Parameter Selection

Temperature	25
Vdd	null

# 8. Software Project

## 8.1. Project Settings

Name	Value
Project Name	STM32F429I
Project Folder	C:\Users\Administrator\Desktop\stm32cube\STM32F429I\35.ETH\LwIP_TCP_Ec
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F4 V1.9.0

## 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	