

# 298a Design Document

## UART Transmitter + Receiver

Peter and John Zhang

### Introduction

This project implements a self-contained UART transmitter and receiver with built-in Hamming(7,4) error-correction, synthesized in Verilog for the Tiny Tapeout flow. By inserting a lightweight Hamming encoder before framing each byte and a matching decoder after reception, it guarantees single-bit error detection and correction over an asynchronous serial or wireless link. Designed for the ECE 298A's prototyping lab, this design demonstrates how digital communication, finite-state controllers, and error correcting codes can be combined into a compact, silicon-ready IP block.

### Objectives & Main Function

The main objective of this project is to implement functional components of a UART communication system in Verilog. The chip design is separated into 2 distinct sections:

- UART Transmitter
- UART Receiver

The transmitter and receiver both integrate a Hamming(7,4) encoder/decoder for single-bit error detection and correction—delivering a robust, error-corrected asynchronous serial link and demonstrating key digital-design skills (finite-state machines, clock-division, coding theory, and testbench verification) in the ECE 298A prototyping flow.

The main function of this project is to reliably send and receive 4-bit data over an asynchronous serial link by:

1. **Transmitter:** converting parallel bytes into start-framed Hamming-encoded bit streams
2. **Receiver:** sampling and reassembling those streams, correcting any single-bit errors, and outputting the original bytes

Together, this ensures robust, error-corrected communication between two Verilog IP blocks.

## Design Specifications

Our design specs break down into 2 parts – **components** and **configuration parameters**:

### [1] Key Components

<b>8x Oversampler</b>	Generates periodic “sample” ticks at a fixed rate of 8x the baud rate.
<b>Finite State Machine</b>	Controls the 4 phases: <ol style="list-style-type: none"><li>1. IDLE – line should be <b>1 (hi)</b></li><li>2. START – reads 8 cycles of <b>0 (lo)</b></li><li>3. DATA – reads 8 bits (64 cycles of data)</li><li>4. STOP – reads 8 cycles of <b>1 (hi)</b></li></ol>
<b>Hamming(7,4) Encoder/Decoder</b>	Inserted before transmitting and after receiving 4 bits of data.  TX Encoder: <ul style="list-style-type: none"><li>- receives [d0, d1, d2, d3] as input data</li><li>- calculates 3 check bits</li><li>- formats and sends 7 bits of data from LSB to MSB</li><li>- outputs [c0, c1, d0, c2, d1, d2, d3]</li></ul> RX Decoder: <ul style="list-style-type: none"><li>- receives [c0, c1, d0, c2, d1, d2, d3] bits of data</li><li>- calculates 3 parity bits</li><li>- performs bit correction</li><li>- outputs [d0, d1, d2, d3] parallel bits of data</li></ul>
<b>Serial I/O Streams</b>	Input – The single-bit RX line on the receiver side Output – The single-bit TX line on the transmitter side

### [2] Configuration Parameters

On both sides of the UART link, we have the following parameters:

<b>Clock Speed</b>	50MHz
<b>Baud Rate</b>	650KHz
<b>UART Communication Bits</b>	Communication Protocol bits: <ul style="list-style-type: none"><li>- <b>IDLE</b> bit = 1</li><li>- <b>START</b> bit = 0</li><li>- <b>STOP</b> bit = 1</li></ul>

## IO Design


### [1] IO Lines for General Usage

Proposed I/O Line	Description
<i>tx_data_in</i> [3:0] (4 lines)	Feeds parallel 4 bits of data into the TX
<i>tx_data_out</i> (1 line)	Receives 1 line of UART data stream from the TX
<i>rx_data_in</i> (1 line)	Feeds 1 line of UART data as a stream into the RX
<i>rx_data_out</i> [3:0] (4 lines)	Receives 4 lines of parallel bits from the RX
<i>clk</i> (1 line)	Shared system clock for all components
<i>enable</i> (1 line)	Activates/Deactivates system


### [2] Debug IO Lines

Debug I/O Line	Description
<i>tx_check_bits</i> [2:0] (3 lines)	Receives calculated check bits for TX
<i>tx_state_bits</i> [1:0] (2 lines)	Receives state bits for TX
<i>rx_parity_bits</i> [2:0] (3 lines)	Receives calculated parity bits for RX
<i>rx_state_bits</i> [1:0] (2 lines)	Receives state bits for RX

## Block Diagram




## UART Transmitter State Machine




UART Transmitter

UART Receiver State Machine




## Timing Diagrams

### UART Receiver



### UART Transmitter



## **Testing & Verification Plan**

Here is a description of the tests in your test.py file:

### **test\_full\_hamming\_code**

This test verifies the UART transmitter and Hamming encoder by iterating through all possible 4-bit input values. For each input, it checks that the encoder produces the correct Hamming(7,4) codeword when there are no errors, and that the output changes appropriately when one or two bits are intentionally flipped to simulate errors. The test asserts that the codeword matches the expected value in the error-free case and differs from the expected value in the error cases.

### **test\_error\_free\_data**

This test checks the UART receiver and Hamming decoder by sending a valid, error-free Hamming(7,4) codeword over the UART interface. It waits for the decoder to process the input, then verifies that the decoded data matches the expected value, the syndrome output indicates no error, and the valid signal is asserted. The test logs the results and asserts that all outputs are correct for an error-free transmission.

### **test\_single\_bit\_error**

This test evaluates the UART receiver and Hamming decoder by sending a Hamming(7,4) codeword with a single bit error over the UART interface. After the decoder processes the input, the test checks that the syndrome output is non-zero (indicating an error was detected), the decoded data matches the expected value (showing the error was corrected), and the valid signal is asserted. The test logs the results and asserts that the decoder correctly detects and corrects the single-bit error.