

Data sheet acquired from Harris Semiconductor

CD74HC154, CD74HCT154

High Speed CMOS Logic 4-to-16 Line Decoder/Demultiplexer

September 1997

Features

- Two Enable Inputs to Facilitate Demultiplexing and Cascading Functions
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, I_I \leq 1 μ A at V_{OL}, V_{OH}

Description

The Harris CD74HC154 and CD74HCT154 are 4-to-16 line decoders/demultiplexers with two enable inputs, E1 and E2. A High on either enable input forces the output into the High state. The demultiplexing function is performed by using the four input lines, A0 to A3, to select the output lines $\overline{Y0}$ to $\overline{Y15}$, and using one enable as the data input while holding the other enable low.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC154E	-55 to 125	24 Ld PDIP	E24.6
CD74HCT154E	-55 to 125	24 Ld PDIP	E24.6
CD74HC154EN	-55 to 125	24 Ld PDIP	E24.3
CD74HC154EN	-55 to 125	24 Ld PDIP	E24.3
CD74HC154M	-55 to 125	24 Ld SOIC	M24.3
CD74HCT154M	-55 to 125	24 Ld SOIC	M24.3

NOTES:


- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer or d ie for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

Pinout

CD74HC154, CD74HCT154 (PDIP, SOIC) TOP VIEW



Functional Diagram



TRUTH TABLE

		INP	UTS			OUTPUTS															
E1	E2	А3	A2	A 1	Ā0	<u>Y0</u>	<u>Y1</u>	<u>Y2</u>	<u></u> 73	<u>¥4</u>	<u> 75</u>	<u>¥6</u>	<u>77</u>	<u>¥8</u>	<u>Y9</u>	<u>Y10</u>	<u>Y11</u>	<u>Y12</u>	<u>Y13</u>	Y14	<u>Y15</u>
L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	Н	Н	L	Η	Н	Н	Н	Н	Н	Н	Η	Н	Н	Н	Н	Н	Н
L	L	L	L	Ι	L	Η	Τ	٦	Н	Н	Н	Н	Н	Η	Ι	Н	Н	Н	Н	Ι	Н
L	L	L	L	Ι	Η	Η	Τ	Ι	L	Н	Н	Н	Н	Η	Ι	Н	Н	Н	Н	Ι	Н
L	L	L	Н	L	L	Н	Η	Η	Н	L	Н	Н	Н	Н	Η	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	Η	Η	Τ	Ι	Н	Н	L	Н	Н	Η	Ι	Н	Н	Н	Н	Ι	Н
L	L	L	Н	Ι	L	Η	Τ	Ι	Н	Н	Н	L	Н	Η	Ι	Н	Н	Н	Н	Ι	Н
L	L	L	Н	Η	Н	Н	Η	Η	Н	Н	Н	Н	L	Н	Η	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	Н	Η	Η	Н	Н	Н	Н	Н	L	Η	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	Н	Н	Η	Η	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
L	L	Η	L	Ι	L	Η	Τ	Ι	Н	Н	Н	Н	Н	Η	Ι	L	Н	Н	Н	Ι	Н
L	L	Н	L	Η	Н	Н	Η	Η	Н	Н	Н	Н	Н	Н	Η	Н	L	Н	Н	Н	Н
L	L	Η	Н	L	L	Η	Τ	Ι	Н	Н	Н	Н	Н	Η	Ι	Н	Н	L	Н	Ι	Н
L	L	Η	Н	L	Η	Η	Τ	Ι	Н	Н	Н	Н	Н	Η	Ι	Н	Н	Н	L	Ι	Н
L	L	Η	Н	Ι	L	Η	Τ	Ι	Н	Н	Н	Н	Н	Η	Ι	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Н	Х	Χ	Х	Χ	Н	Η	Η	Н	Н	Н	Н	Н	Н	Η	Н	Н	Н	Н	Н	Н
Н	L	Х	Χ	Х	Χ	Н	Η	Η	Н	Н	Н	Н	Н	Н	Η	Н	Н	Н	Н	Н	Н
Н	Н	Χ	Χ	Х	Χ	Н	Η	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care

Absolute Maximum Ratings DC Supply Voltage, V_{CC} -0.5V to 7V DC Input Diode Current, I_{IK}

For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ ± 20 mA DC Output Diode Current, IOK

DC Output Source or Sink Current per Output Pin, IO

For $V_O > -0.5 V$ or $V_O < V_{CC} + 0.5 V$ $\pm 25 mA$

Operating Conditions

Temperature Range (T _A)55°C to 125°C
Supply Voltage Range, V _{CC}
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V _I , V _O 0V to V _{CO}
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

Thermal Information

Thermal Resistance (Typical, Note 3)	θ _{JA} (ºC/W)
PDIP Package (.300)	. 75
PDIP Package (.600)	
SOIC Package	. 75
Maximum Junction Temperature	
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300 ^o C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

		TES CONDI		v _{cc}		25°C		-40°C 1	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES						-	-	-				
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V _{OH}	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
Simoo Loado			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
200 20000			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
112 20000			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μΑ

DC Electrical Specifications (Continued)

		TEST CONDITIONS		v _{cc}		25°C		-40°C 1	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES					-		-	-	-	-		
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	Voн	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lį	V _{CC} and GND	0	5.5	-		±0.1	-	±1	-	±1	μΑ
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μΑ
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	Δl _{CC}	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

NOTE: For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
A0 - A3	1.4
<u>₹1,</u> <u>₹2</u>	1.3

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

Switching Specifications Input t_r , $t_f = 6ns$

		TEST		25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES		-									
Propagation Delay (Figure 1)	t _{PLH} , t _{PHL}	C _L = 50pF	2	ı	-	175	i	220	-	265	ns
Address to Output			4.5	-	-	35	-	44	-	53	ns
		C _L =15pF	5	-	14	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	30	-	37	-	45	ns
E1 to Output	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	175	-	220	-	265	ns
			4.5	-	-	35	-	44	-	53	ns
		C _L =15pF	5	-	14	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	30	-	37	-	45	ns


Switching Specifications Input t_r , t_f = 6ns (Continued)

		TEST			25°C		-40°C TO 85°C		-55°C T	O 125 ⁰ C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
E2 to Output	t _{PLH} , t _{PHL}	C _L = 50pF	2	ı	-	175	ı	220	-	265	ns
			4.5	ı	-	35	i	44	-	53	ns
		C _L =15pF	5	ı	14	-	i	ı	-	-	ns
		C _L = 50pF	6	-	-	30	-	37	-	45	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	-	95	-	110	ns
(Figure 1)			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C _{IN}	=	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C _{PD}	-	5	=	88	-	-	-	-	-	pF
HCT TYPES											
Propagation Delay (Figure 2) Address to Output	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	35	-	44	-	53	ns
		C _L =15pF	5	-	14	-	-		-	-	ns
E1 to Output	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	34	-	43	-	51	ns
		C _L =15pF	5	-	14	-	-	-	-	-	ns
E2 to Output	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-		34	-	43	-	51	ns
		C _L =15pF	5	-	14	-	-	-	-	-	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	C _{IN}	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C _{PD}	-	5		84	-	-	-	-	-	pF

NOTES:

- 4. $C_{\mbox{\scriptsize PD}}$ is used to determine the dynamic power consumption, per gate.
- 5. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.

Test Circuits and Waveforms








FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated