

**PART NUMBER:** 


KXG03

Rev. 1.0

22-Jun-16

#### **Product Description**

KXG03 is a 6 Degrees-of-Freedom inertial sensor system that features digital outputs accessed through I<sup>2</sup>C or SPI communication. sensor consists of a tri-axial micro machined gyroscope plus a tri-axial accelerometer and an ASIC packaged in a 3x3x0.9mm 16pin Land Grid Array (LGA) package. The ASIC is realized in standard CMOS technology and features flexible user programmable gyroscope full scale ranges of ±512, ±1024, and ±2048°/sec and user-programmable ±2q/±4q/±8q/±16q full scale range for the accelerometer. An auxiliary I2C master serial interface exists for communication to up to 2 other sensors to access data that can be accumulated in an internal 1024 byte FIFO buffer and transmitted to the application processor. In addition, the KXG03 has an embedded temperature sensor.



During operation, the gyroscope sensor elements are forced into vibration. When angular velocities are applied about the sensing axes, vibration is transferred to sensing elements, causing capacitance changes at the sensor electrodes. Acceleration sensing is based on the principle of a differential capacitance arising from acceleration-induced motion of the sense element, which utilizes common mode cancellation to decrease errors from process variation, temperature, and environmental stress. Capacitance changes are amplified and converted into digital signals which are processed by a dedicated digital signal processing unit. The digital signal processor applies filtering, bias and sensitivity adjustment, as well as temperature compensation. The DSP also feeds back the driving signal to ensure the proper sensor excitation.

The KXG03 series is designed to strike a balance between current consumption and noise performance with excellent bias stability over temperature. These sensors can accept supply and digital communication voltages between 1.8V and 3.3V.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **Features**

- 3 x 3 x 0.9 mm LGA
- User-selectable low power or high resolution mode
- User selectable gyroscope full scale ranges of:
  - ±256 deg/s
  - ±512 deg/s
  - ±1024 deg/s
  - ±2048 deg/s
- User selectable accelerometer full scale rages of:
  - ±2g
  - ±4g
  - ±8g
  - ±16g
- Temperature sensor with min measurement range of -40 C to +85 C with 16 bit output
- User-selectable Output Data Rate (ODR) up to 51200Hz
- 1024 byte FIFO buffer
- Wake-up and Back-to-sleep functions
- Auxiliary I2C master interface to control up to 2 auxiliary sensors
- Independent Output Data Rate (ODR): Over Sampling Rate (OSR) control for accelerometer
- User-configurable wake-up function
- Digital I<sup>2</sup>C up to 3.4MHz
- Digital SPI up to 10MHz
- Lead-free Solderability
- Excellent Temperature Performance
- High Shock Survivability
- Factory Programmed Offset and Sensitivity
- Self-test Function



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **Table of Contents**

PRODUCT DESCRIPTION	1
FEATURES	2
FUNCTIONAL DIAGRAM	7
PRODUCT SPECIFICATIONS	8
GYROSCOPE MECHANICAL	8
Accelerometer Mechanical	9
Temperature Sensor	9
ELECTRICAL	10
Accelerometer Start-up time versus ODR profile:	
Accelerometer Low Power Mode Current versus ODR profile:	
Power-On Procedure	
Environmental	14
SOLDERING	14
APPLICATION SCHEMATIC	
PIN DESCRIPTIONS	16
PACKAGE DIMENSIONS AND ORIENTATION:	
Dimensions	
Orientation	
DIGITAL INTERFACE	19
I <sup>2</sup> C Serial Interface	19
I <sup>2</sup> C Operation	20
Writing to 8-bit Register	21
Reading from 8-bit Register	21
Data Transfer Sequences	22
HS-mode	23
I <sup>2</sup> C Timing Diagram	24
I <sup>2</sup> C Timing Specifications	24
Auxiliary I <sup>2</sup> C Operation	25
Auxiliary I <sup>2</sup> C Host Mode	25
Auxiliary I <sup>2</sup> C Bypass Mode	25
Internal Pull-up Resistor	25
SPI COMMUNICATIONS	26
4-Wire SPI Interface	26
4-Wire SPI Timing Diagram	27
4-Wire Read and Write Registers	
POWER MODES	29
OFF MODE	20



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

Initial Startup	
STAND-BY MODE	30
ACTIVE WUF MODE	30
ACTIVE WAKE AND SLEEP MODE	31
EMBEDDED WAKE-UP AND BACK-TO-SLEEP FUNCTION	3
EMBEDDED REGISTERS	3
GYROSCOPE OUTPUTS	3
ACCELEROMETER OUTPUTS	
TEMPERATURE SENSOR OUTPUTS	34
REGISTER DESCRIPTIONS	3
TEMP_OUT	3
GYRO_XOUT	3!
GYRO_YOUT	3!
GYRO_ZOUT	3!
ACCEL_XOUT	3
ACCEL_YOUT	3
ACCEL_ZOUT	3
AUX1_OUT	3
AUX2_OUT	
WAKE_CNT	3
SLEEP_CNT	3
BUF_SMPLEV	3
BUF_PAST	3
AUX_STATUS	3
WHO_AM_I	40
SN	40
STATUS1	40
INT1_SRC1	4
INT1_SRC2	4
INT1_L	4
STATUS2	4
INT2_SRC1	4
INT2_SRC2	4
INT2_L	4
ACCEL_ODR_WAKE	4
ACCEL_ODR_SLEEP	4
ACCEL_CTL	
GYRO_ODR_WAKE	5
GYRO_ODR_SLEEP	5
STDBY	5
CTL_REG_1	5



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

INT_PIN_CTL	57
INT_PIN1_SEL	58
INT_PIN2_SEL	59
INT_MASK1	60
INT_MASK2	
FSYNC CTL	61
WAKE_SLEEP_CTL1	
WAKE SLEEP CTL2	
 WUF TH	
WUF COUNTER	64
BTS TH	64
BTS COUNTER	64
AUX I2C CTRL REG	64
AUX I2C SAD1	66
AUX_I2C_REG1	66
AUX_I2C_CTL1	66
AUX_I2C_BIT1	66
AUX_I2C_ODR1_W	67
AUX_I2C_ODR1_S	68
AUX_I2C_SAD2	68
AUX_I2C_REG2	69
AUX_I2C_CTL2	69
AUX_I2C_BIT2	69
AUX_I2C_ODR2_W	69
AUX_I2C_ODR2_S	71
BUF_WMITH_L	71
BUF_WMITH_H	72
BUF_TRIGTH_L	72
BUF_TRIGTH_H	72
BUF_CTL2	73
BUF_CTL3	73
BUF_CTL4	74
BUF_EN	74
BUF_STATUS	76
BUF_CLEAR	76
BUF_READ	76
SAMPLE BUFFER FEATURE DESCRIPTION	77
FIFO Mode	77
Stream Mode	77
Trigger Mode	78
FILO Mode	78
Buffer Operation	



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

NOTICE	84
Precaution on using KIONIX Products	84
PRECAUTION FOR MOUNTING / CIRCUIT BOARD DESIGN	
PRECAUTIONS REGARDING APPLICATION EXAMPLES AND EXTERNAL CIRCUITS	8!
Precaution for Electrostatic	8!
Precaution for Storage / Transportation	8!
Precaution for Product Label	80
Precaution for Disposition	8
PRECAUTION FOR FOREIGN EXCHANGE AND FOREIGN TRADE ACT	
Precaution Regarding Intellectual Property Rights	
OTHER PRECAUTION	8
GENERAL PRECAUTION	8
REVISION HISTORY	8




**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **Functional Diagram**





**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **Product Specifications**

### **Gyroscope Mechanical**

(Specifications are for operation at VDD = 2.5V and T = 25°C unless stated otherwise)

	Parameters	Units	Min	Typical	Max
Operating T	emperature Range	°C	-40	-	85
Zero Rate C	Output, Digital	counts		0	
Zero Rate C	Output Stability	± % of FS		1	
Zero Rate C	Output Variation over Temperature	± dps / °C		0.4	
	RSEL1 = 0, RSEL0 = 0, ±256 deg/sec			128	
00	RSEL1 = 0, RSEL0 = 1, ±512 deg/sec	acusto/dog/oco		64	
	RSEL1 = 1, RSEL0 = 0, ±1024 deg/sec	counts/deg/sec		32	
	RSEL1 = 1, RSEL0 = 1, ±2048 deg/sec			16	
Sensitivity V	ariation over Temperature	± % / °C		0.04	
Noise Dens	ity	deg/sec/√Hz		0.03	
Output Noise (10 Hz BW)		dps-rms		0.096	
Non-Linearity		% of FS		0.5	
Cross Axis Sensitivity		± %		1	
Bandwidth 2		Hz	10		160

Table 1: Gyroscope Mechanical Specifications

#### Notes:

- 1. Resolution and rotation rate ranges are user selectable.
- 2. User selectable via control register.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

#### **Accelerometer Mechanical**

(Specifications are for operation at VDD = 2.5V and T = 25°C unless stated otherwise)

F	Units	Min	Typical	Max	
Operating Temperatu	ıre Range	°C	-40	-	85
Zero-g Offset		mg	-	±25	±125
Zero-g Offset Variation	on from RT over Temp.	± mg/ °C		0.25	
	GSEL1=1, GSEL0=1 (± 2g)		15565	16384	17203
0 141 - 14 - 140 - 1401	GSEL1=0, GSEL0=0 (± 4g)		7782	8192	8602
Sensitivity (16-bit) <sup>1</sup>	GSEL1=0, GSEL0=1 (± 8g)	counts/g	3891	4096	4301
	GSEL1=1, GSEL0=0 (± 16g)		1946	2048	2150
Canaitivity Variation f	Sensitivity Variation from RT over Temp.			0.01 (xy)	
Sensitivity variation i	rom RT over Temp.	± % / °C		0.03 (z)	
Self-Test Output		g		0.5	
Machaniaal Daganan	aa / 2dD\2	Hz		3500 (xy)	
Mechanical Resonan	Ce (-30b)-	П		1800 (z)	
Non-Linearity		% of FS		0.5	
Cross Axis Sensitivity		%		2	
Noise Density		$\mu g / \sqrt{Hz}$		150	
Bandwidth (-3dB)		Hz		ODR/2	

Table 2: Accelerometer Mechanical Specifications

#### Notes:

- 1. Resolution and acceleration ranges are user selectable.
- 2. Resonance as defined by the dampened mechanical sensor.

#### **Temperature Sensor**

(Specifications are for operation at VDD = 2.5V and T = 25 °C unless stated otherwise)

Parameters	Units	Min	Typical	Max
Operating Temperature Range	°C	-40	-	85
Output Accuracy	± °C		1	
Sensitivity (16-bit digital)	counts/ °C		128	

**Table 3:** Temperature Sensor Specifications



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

#### **Electrical**

(Specifications are for operation at VDD = 2.5V and T = 25 °C unless stated otherwise)

Parameters		Units	Min	Typical	Max
Supply Voltage (VDD)	Operating	V	1.8	2.5	3.3
I/O Pads Supply Voltage	(IO_VDD)	V	1.7		VDD
	Operating (gyroscope + accelerometer)	mA		2.1	
	Gyroscope only	mA		1.85	
Current Consumption	Accelerometer only High Res Mode	μΑ		300	
	Accelerometer only Low Power Mode <sup>6</sup>	μΑ		5	
	Standby	μΑ		1.5	
Output Low Voltage <sup>1</sup> (VoL)		V	-	-	0.3 * IO_VDD
Output High Voltage (Vo	н)	V	0.9 * IO_VDD	-	-
Input Low Voltage (V <sub>I</sub> L)		V	-	-	0.2 * IO_VDD
Input High Voltage(V <sub>IH</sub> )		V	0.8 * IO_VDD	-	-
Turn on Time (Power on	Reset Time) <sup>2</sup>	msec			50
Conser Ctent Un Times	Gyroscope	msec		80	
Sensor Start-Up Time <sup>3</sup>	Accelerometer (100Hz)	msec		20	
I <sup>2</sup> C Communication Rate <sup>4,5</sup>		MHz			3.4
I <sup>2</sup> C Address				4Eh / 4Fh	
SPI communication Rate		MHz			10

Table 4: Electrical Specifications

#### Notes:

- 1. Assuming I<sup>2</sup>C communication and minimum 1.5kΩ pull-up resistor on SCL and SDA.
- 2. From OFF to Standby mode after VDD and IO\_VDD are valid
- 3. Time from sensor standby mode to operating mode (GYRO\_RUN = 1). Accelerometer time varies with accelerometer Output Data Rate (ODR) per table below.
- 4. Assuming max bus capacitance load of 20pF.
- 5. The I<sup>2</sup>C bus supports Standard-Mode, Fast-Mode and High Speed Mode.
- 6. Accelerometer only in Low Power Mode current varies with accelerometer Output Data Rate (ODR) and Output Wake-up Function (OWUF) per table below.




**PART NUMBER:** 

KXG03


Rev. 1.0

22-Jun-16

#### Accelerometer Start-up time versus ODR profile:



### **Accelerometer Low Power Mode Current versus ODR profile:**





PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

#### **Power-On Procedure**

Proper functioning of power-on reset (POR) is dependent on the specific **VDD**, **VDD**<sub>Low</sub>, **T**<sub>VDD</sub> (rise time), and  $T_{VDD\_Off}$  profile of individual applications. It is recommended to minimize **VDD**<sub>Low</sub>, and  $T_{VDD}$ , and maximize  $T_{VDD\_off}$ . It is also advised that the VDD ramp up time  $T_{VDD}$  be monotonic. To assure proper POR in all environmental conditions the application should be evaluated over the customer specified range of **VDD**, **VDD**<sub>Low</sub>,  $T_{VDD\_off}$  and temperature as POR performance can vary depending on these parameters




Figure 1: POR Procedure Timing Diagram

Bench Testing has demonstrated POR performance regions for a proper POR trigger. To assure POR trigger properly executes, setting operational thresholds consistent with the Table 5 below is suggested.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

#### **POR Performance**

Parameters	Units	Min	Typical	Max
VDD rise time : T <sub>VDD</sub>	msec			5
IO_VDD rise time : T <sub>IO_VDD</sub>	msec			5
VDD off time : T <sub>VDD_Off</sub>	msec	20		
IO_VDD off time : T <sub>IO_VDD_Off</sub>	msec	20		
VDD low voltage : VDD <sub>Low</sub>	mV			200
IO_VDD low voltage : IO_VDDLow::	mV			200

Table 5: POR Performance Specifications

#### Notes:

- 1. VDD and IO\_VDD must always be monotonic ramps without ambiguous state
- 2. Tydd and Tio\_ydd rise from 10% to 90% of final value needs to be  $\leq$  5ms.
- 3. IO VDD amplitude must remain  $\leq$  VDD amplitude.
- 4. In order to prevent the accelerometer from entering an ambiguous state, both VDD and IO\_VDD need to be pulled down to GND (≤ 200mV) for a duration of time ≥ 20ms.
- 5. It is important the user determines the timing (T<sub>VDD\_Off</sub>) and threshold (VDD<sub>Low</sub>) levels by evaluating the performance in the specific system for which the device will be incorporated.

The data provided by Kionix is intended for initial customer design guidance only. Kionix POR testing looks at a finite number of test configurations. Each customer application will have varying input sensor parameters (electrical, mechanical, and environmental) that will be different than the configurations tested by Kionix. Each customer utilizing the sensor will need to properly validate the sensor (including POR function) within their application under their specific use cases to ensure it responds as required.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

#### **Environmental**

Parameters		Units	Min	Typical	Max
Supply Voltage (VDD)	Absolute Limits	V	-0.3	ı	3.6
Operating Temperatur	°C	-40	ı	85	
Storage Temperature Range		°C	-55	-	150
Mech. Shock (powered and unpowered)		g	-	-	5000 for 0.5 msec 10000 for 0.2 msec
ESD	HBM	V	-	-	2000

Table 6: Environmental Specifications



Caution: ESD Sensitive and Mechanical Shock Sensitive Component, improper handling can cause permanent damage to the device.



These products conform to RoHS Directive 2011/65/EU of the European Parliament and of the Council of the European Union that was issued June 8, 2011. Specifically, these products do not contain any non-exempted amounts of lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB) or polybrominated diphenyl ethers (PBDE)

above the maximum concentration values (MCV) by weight in any of its homogenous materials. Homogenous materials are "of uniform composition throughout". The MCV for lead, mercury, hexavalent chromium, PBB, and PBDE is 0.10%. The MCV for cadmium is 0.010%.

Applicable Exemption: 7C-I - Electrical and electronic components containing lead in a glass or ceramic other than dielectric ceramic in capacitors (piezoelectronic devices) or in a glass or ceramic matrix compound.



These products are also in conformance with REACH Regulation No 1907/2006 of the European Parliament and of the Council that was issued Dec. 30, 2011. They do not contain any Substances of Very High Concern (SVHC-161) as identified by the European Chemicals Agency as of 17 December 2014.



This product is halogen-free per IEC 61249-2-21. Specifically, the materials used in this product contain a maximum total halogen content of 1500 ppm with less than 900-ppm bromine and less than 900-ppm chlorine.

#### Soldering

Soldering recommendations are available upon request or from www.kionix.com.




**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **Application Schematic**



ID	Stress	Value	Rating	Туре
C1	3 V	0.1 μF	16 V	Y5V
C2	3 V	0.1 μF	16 V	Y5V
C3	20 V	2.2 nF	50 V	Y5V



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **Pin Descriptions**

Pin	Name	Description
1	IO_VDD	External supply for IO ring. Connect bypass capacitor C2
2	AUX_CL	Auxiliary I <sup>2</sup> C master serial clock
3	AUX_DA	Auxiliary I <sup>2</sup> C master serial data
4	SCLK_SCL	SPI/I2C serial clock <sup>1</sup>
5	RESERVED	Connect to GND or leave floating. Do not connect to IO_VDD.
6	MOSI_SDA	SPI MOSI / I <sup>2</sup> C serial data <sup>2</sup>
7	MISO_ADDR	SPI MISO / I <sup>2</sup> C slave_addr[0]
8	nCS	SPI enable / I <sup>2</sup> C mode select (0=SPI enabled, I <sup>2</sup> C communication disabled / 1=SPI disabled, I <sup>2</sup> C
0	1100	communication enabled)
9	INT2	Programmable interrupt output
10	SYNC	Sync input or output. If configured as input, connect to IO_VDD or GND. If configured as output,
	01110	leave floating <sup>3</sup> .
11	INT1	Programmable interrupt output
12	GND	Ground
13	TRIG	External trigger input for buffer actions. Connect to IO_VDD or GND if unused.
14	VDD	External supply with bypass capacitor C1
15	CPOUT	External charge pump reservoir cap C3
16	RESERVED	Connect to GND or leave floating

Table 7: Pin Descriptions

#### Notes:

- 1, 2 For I<sup>2</sup>C communication, connect an external IO\_VDD pull-up resistors on SCL (pin 4) and SDA (pin 6). The value of the pull up resistors should be  $1.5k\Omega$  or above to ensure a V<sub>OL</sub> that is less than the maximum specified value.
- Care must be taken with external connection of the SYNC pin. The reset state of the SYNC pin is tristated. If pin is not used in application, connect to IO\_VDD or GND and ensure the state of the pin is never changed to output through register write to FSYNC\_CTL register. If pin is configured as Output in the application, the pin must be left floating to avoid internal short circuit to IO\_VDD or GND.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **Package Dimensions and Orientation:**

#### **Dimensions**

3 x 3 x 0.9 mm LGA Dimensions




Figure 2: Package Dimensions



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

#### Orientation

When the device is accelerated or rotated in +X, +Y, or +Z direction, the corresponding output will increase.




Figure 3: Device Orientation



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **Digital Interface**

The Kionix KXG03 digital sensor has the ability to communicate via the I<sup>2</sup>C and SPI digital serial interface protocols. This allows for easy system integration by eliminating analog-to-digital converter requirements and by providing direct communication with system micro-controllers.

The serial interface terms and descriptions as indicated in the table below will be observed throughout this document.

Term	Description
Transmitter	The device that transmits data to the bus.
Receiver	The device that receives data from the bus.
Master	The device that initiates a transfer, generates clock signals, and terminates a transfer.
Slave	The device addressed by the Master.

Table 8: Serial Interface Terminologies

#### I<sup>2</sup>C Serial Interface

As previously mentioned, the KXG03 has the ability to communicate on an I<sup>2</sup>C bus. I<sup>2</sup>C is primarily used for synchronous serial communication between a Master device and one or more Slave devices. The Master, typically a micro controller, provides the serial clock signal and addresses Slave devices on the bus. The KXG03 always operates as a Slave device during standard Master-Slave I<sup>2</sup>C operation.

I<sup>2</sup>C is a two-wire serial interface that contains a Serial Clock (SCL) line and a Serial Data (SDA) line. SCL is a serial clock that is provided by the Master, but can be held low by any Slave device, putting the Master into a wait condition. SDA is a bi-directional line used to transmit and receive data to and from the interface. Data is transmitted MSB (Most Significant Bit) first in 8-bit per byte format, and the number of bytes transmitted per transfer is unlimited. The I<sup>2</sup>C bus is considered free when both lines are high.

The I<sup>2</sup>C interface is compliant with high-speed mode, fast mode and standard mode I<sup>2</sup>C protocols.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16




Figure 4: Multiple KXG03 I2C Connection

Description	Address Pad	7 bit Address	Address	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
I2C Wr	IO_VDD	4Fh	9Eh	1	0	0	1	1	1	1	0
I2C Rd	IO_VDD	4Fh	9Fh	1	0	0	1	1	1	1	1
I2C Wr	GND	4Eh	9Ch	1	0	0	1	1	1	0	0
I2C Rd	GND	4Eh	9Dh	1	0	0	1	1	1	0	1

Table 9: I2C Slave Addresses for KXG03

#### I<sup>2</sup>C Operation

Transactions on the I<sup>2</sup>C bus begin after the Master transmits a start condition (S), which is defined as a high-to-low transition on the data line while the SCL line is held high. The bus is considered busy after this condition. The next byte of data transmitted after the start condition contains the Slave Address (SAD) in the seven MSBs (Most Significant Bits), and the LSB (Least Significant Bit) tells whether the Master will be receiving data '1' from the Slave or transmitting data '0' to the Slave. When a Slave Address is sent, each device on the bus compares the seven MSBs with its internally-stored address. If they match, the device considers itself addressed by the Master. The KXG03's Slave Address is comprised of a programmable part and a fixed part, which allows for connection of multiple KXG03's to the same I<sup>2</sup>C bus. The Slave Address associated with the KXG03 is 100111X, where the programmable bit X is determined by the assignment of ADDR (pin 7) to GND or IO\_VDD. The Figure 4 shows how two KXG03's would be implemented on an I<sup>2</sup>C bus.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

It is mandatory that receiving devices acknowledge (ACK) each transaction. Therefore, the transmitter must release the SDA line during this ACK pulse. The receiver then pulls the data line low so that it remains stable low during the high period of the ACK clock pulse. A receiver that has been addressed, whether it is Master or Slave, is obliged to generate an ACK after each byte of data has been received. To conclude a transaction, the Master must transmit a stop condition (P) by transitioning the SDA line from low to high while SCL is high. The I<sup>2</sup>C bus is now free. Note that if the KXG03 is accessed through I<sup>2</sup>C protocol before the startup is finished a NACK signal is sent.

#### Writing to 8-bit Register

Upon power up, the Master must write to the KXG03's control registers to set its operational mode. Therefore, when writing to a control register on the I²C bus, as shown Sequence 1 on the following page, the following protocol must be observed: After a start condition, SAD+W transmission, and the KXG03 ACK has been returned, an 8-bit Register Address (RA) command is transmitted by the Master. This command is telling the KXG03 to which 8-bit register the Master will be writing the data. Since this is I²C mode, the MSB of the RA command should always be zero (0). The KXG03 acknowledges the RA and the Master transmits the data to be stored in the 8-bit register. The KXG03 acknowledges that it has received the data and the Master transmits a stop condition (P) to end the data transfer. The data sent to the KXG03 is now stored in the appropriate register. The KXG03 automatically increments the received RA commands and, therefore, multiple bytes of data can be written to sequential registers after each Slave ACK as shown in Sequence 2 on the following page.

Note\*\* If a STOP condition is sent on the least significant bit of write data or the following master acknowledge cycle, the last write operation is not guaranteed and it may alter the content of the affected registers.

#### Reading from 8-bit Register

When reading data from a KXG03 8-bit register on the I²C bus, as shown in Sequence 3 on the next page, the following protocol must be observed: The Master first transmits a start condition (S) and the appropriate Slave Address (SAD) with the LSB set at '0' to write. The KXG03 acknowledges and the Master transmits the 8-bit RA of the register it wants to read. The KXG03 again acknowledges, and the Master transmits a repeated start condition (Sr). After the repeated start condition, the Master addresses the KXG03 with a '1' in the LSB (SAD+R) to read from the previously selected register. The Slave then acknowledges and transmits the data from the requested register. The Master does not acknowledge (NACK) it received the transmitted data, but transmits a stop condition to end the data transfer. Note that the KXG03 automatically increments through its sequential registers, allowing data to be read from multiple registers following a single SAD+R command as shown below in Sequence 4 below. Reading data from a buffer read register is a special case because if register address (RA) is set to buffer read register (BUF\_READ) in Sequence 4, the register auto-increment feature is automatically disabled. Instead, the Read Pointer will increment to the next data in the buffer, thus allowing reading multiple bytes of data from the buffer using a single SAD+R command. Note, accelerometer's and/or gyroscope's output data should be read in a single transaction using the auto-increment feature to prevent output data from being updated prior to intended completion of the read transaction.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

#### **Data Transfer Sequences**

The following information clearly illustrates the variety of data transfers that can occur on the I<sup>2</sup>C bus and how the Master and Slave interact during these transfers. The table below defines the I<sup>2</sup>C terms used during the data transfers.

Term	Definition
S	Start Condition
Sr	Repeated Start Condition
SAD	Slave Address
W	Write Bit
R	Read Bit
ACK	Acknowledge
NACK	Not Acknowledge
RA	Register Address
Data	Transmitted/Received Data
Р	Stop Condition

Table 10: I2C Terms

#### **Sequence 1.** The Master is writing one byte to the Slave.

Master	S	SAD + W		RA		DATA		Р
Slave			ACK		ACK		ACK	

#### **Sequence 2.** The Master is writing multiple bytes to the Slave.

Master	S	SAD + W		RA		DATA		DATA		Р
Slave			ACK		ACK		ACK		ACK	

#### **Sequence 3.** The Master is receiving one byte of data from the Slave.

Master	S	SAD + W		RA		Sr	SAD + R			NACK	Р
Slave			ACK		ACK			ACK	DATA		

#### **Sequence 4.** The Master is receiving multiple bytes of data from the Slave.

Master	S	SAD + W		RA		Sr	SAD + R			ACK		NACK	Р
Slave			<b>ACK</b>		<b>ACK</b>			ACK	DATA		DATA		



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

#### **HS-mode**

To enter the 3.4MHz high speed mode of communication, the device must receive the following sequence of conditions from the master: a Start condition followed by a Master code (00001XXX) and a Master Non-acknowledge. Once recognized, the device switches to HS-mode communication. Read/write data transfers then proceed as described in the sequences above. Devices return to the FS-mode after a STOP occurrence on the bus.

**Sequence 5:** HS-mode data transfer of the Master writing multiple bytes to the Slave.

Speed		FS-mode	)		HS-mode							FS-mode
Master	S	M-code	NACK	Sr	SAD + W		RA		DATA		Р	
Slave						ACK		ACK		ACK		

n bytes + ack.

**Sequence 6:** HS-mode data transfer of the Master receiving multiple bytes of data from the Slave.

Speed		FS-mode	9	HS-mode						
Master	S	M-code	NACK	Sr	SAD + W		RA			
Slave						ACK		ACK		

Speed				FS-mode					
Master	Sr	SAD + R					NACK	Р	
Slave			ACK	DATA	ACK	DATA			

(n-1) bytes + ack.




**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### I<sup>2</sup>C Timing Diagram



### I<sup>2</sup>C Timing Specifications

		Standard Mo	and Fast	High Mo		
Number	Description	MIN	MAX	MIN	MAX	Units
t <sub>1</sub>	Hold time START condition	600		160		ns
t <sub>2</sub>	SCL low	1300		320		ns
t3	SCL high	600		120		ns
t4	SCL Period	25000		588		ns
t5	SDI to SCL rise setup time	100		10		ns
t <sub>6</sub>	SCL fall to SDI hold time	0	900	0	150	ns
t7	Setup time for repeated START condition	600		160		ns
t8	Setup time SCL rise to SDI rise for STOP condition	600		600		ns
tg	Bus free time between STOP and START conditions	1300		1300		ns
	SCL rise transition time (30-70%)		300		160	ns
	SCL fall transition time (30-70%)		300		80	ns
	SDI rise transition time (30-70%)		300		80	ns
	SDI fall transition time (30-70%)		300		160	ns

Table 11: I<sup>2</sup>C Timing Specifications (Standard, Fast and High Speed Mode)



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### Auxiliary I<sup>2</sup>C Operation

The KXG03 has an auxiliary I<sup>2</sup>C bus for communicating to external I<sup>2</sup>C-supported sensors. This bus has an I<sup>2</sup>C Host Mode where the KXG03 acts as a host to external sensors, and a Bypass Mode where the KXG03 directly connects the primary and auxiliary I<sup>2</sup>C buses together. This allows the system processor to directly communicate with the external sensors. Maximum data rate for this bus is 400KHz Fast Mode. With the auxiliary I<sup>2</sup>C enabled the AUX\_CL pin operates as an output-only pin. The auxiliary I<sup>2</sup>C hence does not support clock stretching and KXG03 should not be mated with external devices using clock stretching

### Auxiliary I<sup>2</sup>C Host Mode

This mode allows the KXG03 to directly access the data registers of any external sensors connected to the auxiliary I<sup>2</sup>C bus. In this mode, the KXG03 directly obtains data from the auxiliary sensors and packages them with its own sensor data inside the internal FIFO buffer.

In Host Mode the KXG03 is easily configured to read up to six successive registers from up to two different auxiliary devices. The user simply configures KXG03 control registers with up to two different I<sup>2</sup>C SAD's, starting register addresses and the number of bytes to be read back via auto-increment.

### Auxiliary I<sup>2</sup>C Bypass Mode

This mode allows an external processor to act as host and directly communicate to the auxiliary devices. This allows the host to initialize the auxiliary sensors for operation, or to access them directly while the KXG03 is disabled. The AUX\_CL and AUX\_DA pins can be operated in bypass mode shorted to SCLK\_SCL and the MOSI\_SDA pins, respectively. When operated in bypass mode the connection to the main I2C pins is broken while nCS is low (i.e. while the main interface is operating in SPI mode).

#### **Internal Pull-up Resistor**

The auxiliary I<sup>2</sup>C interface can be operated with external or internal pull up devices. Internal pull up devices are automatically disabled in bypass mode to prevent pulling up the main I<sup>2</sup>C /SPI interface. The KXG03 AUX\_CL pin is driven by as a rail-to-rail (push-pull) CMOS output. The AUX\_CL pin hence does not require external (or internal) pull ups.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

#### **SPI Communications**

Special Note: The KXG03 has an I2C-disable bit I2C\_DIS in CTL\_REG\_1 that defaults to 0 (I2C enabled) on power up or when exiting reset. The state of this bit can only be changed via SPI communications. For applications using SPI on a shared bus (multiple slave devices on a single nCS line) I2C\_DIS should be set 1. Applications using a SPI interface on a dedicated bus (nCS connects only to KXG03 and not to any other slave devices) can function with I2C\_DIS set to 0 or 1. For applications using I2C interface I2C\_DIS should be set 0.

#### 4-Wire SPI Interface

The KXG03 also utilizes an integrated 4-Wire Serial Peripheral Interface (SPI) for digital communication. The SPI interface is primarily used for synchronous serial communication between one Master device and one or more Slave devices. The Master, typically a micro controller, provides the SPI clock signal (SCLK) and determines the state of Chip Select (nCS). The KXG03 always operates as a Slave device during standard Master-Slave SPI operation.

4-wire SPI is a synchronous serial interface that uses two control and two data lines. With respect to the Master, the Serial Clock output (SCLK), the Data Output (SDI or MOSI) and the Data Input (SDO or MISO) are shared among the Slave devices. The Master generates an independent Chip Select (nCS) for each Slave device that goes low at the start of transmission and goes back high at the end. The Slave Data Output (SDO) line, remains in a high-impedance (hi-z) state when the device is not selected, so it does not interfere with any active devices. This allows multiple Slave devices to share a master SPI port as shown in the figure below.




Figure 5: 4-wire SPI Connections




PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

### 4-Wire SPI Timing Diagram



Number	Description	MIN	MAX	Units
t <sub>1</sub>	NCS fall to SCL rise	40		ns
t <sub>2</sub>	SCL pulse width high	40		ns
t3	SCL pulse width low	40		ns
t4	SCL period	98		ns
t5	SDI to SCL rise setup time	10		ns
t <sub>6</sub>	SCL rise to SDI hold time	10		ns
t7	SCL rise to SDO enabled from tri-state	0		ns
t8	SCL rise to SDO (min. = data invalid, max. = data valid)	0	35	ns
t9	SCL fall to NCS rise (Must be met if only if SDI is not stable during this time)	40		ns
t10	NCS rise to SDO tri-state		40	ns
t11	NCS high	100		ns
t12	NCS rise to SCL rise	40		ns

Table 12: 4-Wire SPI Timing



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

#### 4-Wire Read and Write Registers

The registers embedded in the KXG03 have 8-bit addresses. Upon power up, the Master must write to the sensor's control registers to set its operational mode. On the falling edge of nCS, a 2-byte command is written to the appropriate control register. The first byte initiates the write to the appropriate register, and is followed by the user-defined, data byte. The MSB (Most Significant Bit) of the register address byte will indicate "0" when writing to the register and "1" when reading from the register. This operation occurs over 16 clock cycles. All commands are sent MSB first. The host must return nCS high for at least one clock cycle before the next data request. However, when data is being read from a buffer read register (BUF\_READ), the nCS signal can remain low until the buffer is read. The Figure 6 shows the timing diagram for carrying out an 8-bit register write operation.




Figure 6: Timing Diagram for 8-Bit Register Write Operation

In order to read an 8-bit register, an 8-bit register address must be written to the sensor to initiate the read. The MSB of this register address byte will indicate "0" when writing to the register and "1" when reading from the register. Upon receiving the address, the sensor returns the 8-bit data stored in the addressed register. This operation also occurs over 16 clock cycles. All returned data is sent MSB first, and the host must return nCS high for at least one clock cycle before the next data request. The Figure 7 shows the timing diagram for an 8-bit register read operation.




Figure 7: Timing Diagram for 8-Bit Register Read Operation



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

### **Power Modes**

The KXG03 has three power modes: Off, Stand-by, and Active. The part exists in one of these three modes at any given time. Off and Stand-by modes have very low current consumptions.

Power Mode	Bus State	IO_VDD	VDD	Function	Outputs
Off	ı	OFF	OFF	No sensor activity	Not available
Off	ı	ON	OFF	No sensor activity	Not available
Off	ı	OFF	ON	No sensor activity	Not available
Stand-by	Active	ON	ON	Waiting activation command	Not available
Active - WUF	- WLIE Active ON ON Accelere		Accelerometer active looking for motion Wake-up	Accelerometer registers, buffer, and DRDY	
Active	Active	ON	ON	All functionalities available	All sensors available

#### Off mode

One or both of the power supplies (VDD or IO\_VDD) are not powered. The sensor is completely inactive and not reporting or communicating. Bus communication actions of other devices are not disturbed if they are using the same bus interface as this component.

#### **Initial Startup**

The preferred startup sequence is to turn on IO\_VDD before VDD, but if VDD is turned on first, the component will not affect the bus communications (no latch-up or other problems during engine system level wake-up).

Power-On Reset (POR) is performed every time when:

- 1. IO\_VDD supply is valid
- 2. VDD power supply is going to valid level

#### OR

- 1. IO\_VDD power supply is going to valid level
- 2. VDD supply is valid

When POR occurs, the registers are loaded from OTP and the part is put into Stand-by mode.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### Stand-by mode

The primary function of the stand-by mode is to ensure fast wake-up to active mode and to minimize current consumption. This mode is set as default when both power supplies are applied and the POR function occurs. A Soft Reset command also performs the POR function and puts the part into Standby mode.

Stand-by mode is a low power waiting state for fast turn on time. Bus communication actions of other components are not disturbed if they are using the same bus. There is only one possible way to change to active mode – a register command from the external application processor via the I<sup>2</sup>C bus.

#### **Active WUF mode**

While in Active WUF mode, the accelerometer is periodically taking a measurement to detect if there is any motion. Data in the accelerometer registers is being updated and can be sent to the buffer, and data ready interrupt can be reported.

### **Active Wake and Sleep mode**

Stand-by-mode can be changed to Active mode by writing to register STBY\_REG or by use of the WUF.

Active mode engages the full functionality of accelerometer and/or gyroscope measurements in two possible configurations, one is named Wake the other Sleep. The user can select separate configurations for each mode such as ODR, BW, FS-range and even Standby bits for each mode. For example, the user could enable all sensors in Wake state and only the Aux sensor in Sleep state. Or the user could enable the accelerometer in low power mode during Wake state and both the gyroscope and accelerometer in sleep state

The WUF and BTS functions can be used to automatically switch between the two modes based on measured accelerometer activity. The user can select which functions and sensors are enabled for each mode.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

#### **Embedded Wake-up and Back-to-Sleep Function**

The KXG03 contains an interrupt engine that can be configured by the user to report when qualified changes detected by the acceleration occur, using the accelerometer. The user has the option to enable or disable specific accelerometer axes and specific directions, as well as to specify the delay time. An example use case for the engine would be to detect motion on any axis to signal an event and wake up or put back to sleep the KXG03 or other devices. For Wake-up (WUF), this can be achieved by configuring the engine to detect when the acceleration on any axis is *greater* than the user-defined threshold for a user-defined amount of time. For Back-To-Sleep (BTS), this can be achieved by configuring the engine to detect when the acceleration on any axis is *less* than the user-defined threshold for a user-defined amount of time. The KXG03 will change modes when the WUF or BTS functions trigger. The user can manually force the KXG03 into Wake or Sleep modes using the MAN\_WAKE and MAN\_SLEEP bits. The equations below show how to calculate the engine threshold and delay time register values for the desired result.

Wake-up Threshold (counts) = Desired Threshold (g) x 16 (counts/g)

Equation 1: Wake-up Threshold

Back-To-Sleep Threshold (counts) = Desired Threshold (g) x 16 (counts/g)

Equation 2: Back-To-Sleep Threshold

Back-To-Sleep Threshold (counts) = Desired Delay Time (sec) x OWUF (Hz)

Equation 3: Wake-up Delay Time

Back-To-Sleep Delay Time (counts) = Desired Delay Time (sec) x OSA (Hz)

Equation 4: Back-To-Sleep Delay Time



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **Embedded Registers**

The KXG03 has embedded 8-bit registers that are accessible by the user. This section contains the addresses for all embedded registers and also describes bit functions of each register. The table below provides a listing of the accessible 8-bit registers and their addresses.

Register Name	R/W	I <sup>2</sup> C Add
TEMP_OUT_L	R	00h
TEMP_OUT_H	R	01h
GYRO_XOUT_L	R	02h
GYRO_XOUT_H	R	03h
GYRO_YOUT_L	R	04h
GYRO_YOUT_H	R	05h
GYRO_ZOUT_L	R	06h
GYRO_ZOUT_H	R	07h
ACC_XOUT_L	R	08h
ACC_XOUT_H	R	09h
ACC_YOUT_L	R	0Ah
ACC_YOUT_H	R	0Bh
ACC_ZOUT_L	R	0Ch
ACC_ZOUT_H	R	0Dh
AUX1_OUT1	R	0Eh
AUX1_OUT2	R	0Fh
AUX1_OUT3	R	10h
AUX1_OUT4	R	11h
AUX1_OUT5	R	12h
AUX1_OUT6	R	13h
AUX2_OUT1	R	14h
AUX2_OUT2	R	15h
AUX2_OUT3	R	16h
AUX2_OUT4	R	17h
AUX2_OUT5	R	18h
AUX2_OUT6	R	19h
WAKE_CNT_L	R	1Ah
WAKE_CNT_H	R	1Bh
SLEEP_CNT_L	R	1Ch
SLEEP_CNT_H	R	1Dh
BUF_SMPLEV_L	R	1Eh
BUF_SMPLEV_H	R	1Fh

Register Name	R/W	I <sup>2</sup> C Add
BUF_PAST_L	R	20h
BUF_PAST_H	R	21h
AUX_STATUS	R	22h
RESERVED	R	23h-2Fh
WHO_AM_I	R	30h
SN1_MIR	R	31h
SN2_MIR	R	32h
SN3_MIR	R	33h
SN4_MIR	R	34h
RESERVED	R	35h
STATUS1	R/W	36h
INT1_SRC1	R	37h
INT1_SRC2	R	38h
INT1_L	R	39h
STATUS2	R/W	3Ah
INT2_SRC1	R	3Bh
INT2_SRC2	R	3Ch
INT2_L	R	3Dh
ACCEL_ODR_WAKE	R/W	3Eh
ACCEL_ODR_SLEEP	R/W	3Fh
ACCEL_CTL	R/W	40h
GYRO_ODR_WAKE	R/W	41h
GYRO_ODR_SLEEP	R/W	42h
STDBY	R/W	43h
CTL_REG_1	R/W	44h
INT_PIN_CTL	R/W	45h
INT_PIN1_SEL	R/W	46h
INT_PIN2_SEL	R/W	47h
INT_MASK1	R/W	48h
INT_MASK2	R/W	49h
FSYNC_CTL	R/W	4Ah
WAKE_SLEEP_CTL1	R/W	4Bh

Register Name	R/W	I <sup>2</sup> C Add
WAKE_SLEEP_CTL2	R/W	4Ch
WUF_TH	R/W	4Dh
WUF_COUNTER	R/W	4Eh
BTS_TH	R/W	4Fh
BTS_COUNTER	R/W	50h
AUX_I2C_CTL_REG	R/W	51h
AUX_I2C_SAD1	R/W	52h
AUX_I2C_REG1	R/W	53h
AUX_I2C_CTL1	R/W	54h
AUX_I2C_BIT1	R/W	55h
AUX_I2C_ODR1_W	R/W	56h
AUX_I2C_ODR1_S	R/W	57h
AUX_I2C_SAD2	R/W	58h
AUX_I2C_REG2	R/W	59h
AUX_I2C_CTL2	R/W	5Ah
AUX_I2C_BIT2	R/W	5Bh
AUX_I2C_ODR2_W	R/W	5Ch
AUX_I2C_ODR2_S	R/W	5Dh
RESERVED	R/W	5Eh -
BUF_WMITH_L	R/W	75h
BUF_WMITH_H	R/W	76h
BUF_TRIGTH_L	R/W	77h
BUF_TRIGTH_H	R/W	78h
BUF_CTL2	R/W	79h
BUF_CTL3	R/W	7Ah
BUF_CTL4	R/W	7Bh
BUF_EN	R/W	7Ch
BUF_STATUS	R	7Dh
BUF_CLEAR	R/W	7Eh
BUF_READ	R	7Fh

Table 13: I2C Register Map



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

#### **Gyroscope Outputs**

These registers contain 16-bits of valid angular rate data for each axis. The data is protected from overwrite during each read, and can be converted from digital counts to angular rate (deg/sec) per the table below.

16-bit Data (2's complement)	Equivalent Counts in decimal	Range = ±2048 deg/sec	Range = ±1024 deg/sec	Range = ±512 deg/sec	Range = ±256 deg/sec
0111 1111 1111 1111	32767	+2047.9375	+1023.9688	+511.9844	+255.9922
0111 1111 1111 1110	32766	+2047.8750	+1023.9376	+511.9688	+255.9844
0000 0000 0000 0001	1	+0.0625	+0.0312	+0.0156	+0.0078
0000 0000 0000 0000	0	0 deg/sec	0 deg/sec	0 deg/sec	0 deg/sec
1111 1111 1111 1111	-1	-0.0625	-0.0312	-0.0156	-0.0078
1000 0000 0000 0001	-32767	-2047.9375	-1023.9688	-511.9844	-255.9922
1000 0000 0000 0000	-32768	-2048.0000	-1024.0000	-512.0000	-256.0000

Table 14: Angular Rate (deg/sec) Calculation

#### **Accelerometer Outputs**

These registers contain 16-bits of valid angular rate data for each axis. The data is protected from overwrite during each read, and can be converted from digital counts to acceleration (g) per the table below.

16-bit Data (2's complement)	Equivalent Counts in decimal	Range = ±2g	Range = ±4g	Range = ±8g	Range = ±16g
0111 1111 1111 1111	32767	+2.0000g	+3.9999g	+7.9998g	+15.9996g
0111 1111 1111 1110	32766	+1.9999g	+3.9998g	+7.9995g	+15.9992g
0000 0000 0000 0001	1	+0.00006g	+0.0001g	+0.0002g	+0.0004g
0000 0000 0000 0000	0	0.000g	0.0000g	0.0000g	0.0000g
1111 1111 1111 1111	-1	-0.00006g	-0.0001g	-0.0002g	-0.0004g
		•••			
1000 0000 0000 0001	-32767	-1.9999g	-3.9999g	-7.9998g	-15.9996g
1000 0000 0000 0000	-32768	-2.0000g	-4.0000g	-8.000g	-15.000g

Table 15: Acceleration (g) Calculation



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **Temperature Sensor Outputs**

The temperature registers contain up to 16-bits of temperature data. Sensitivity can be considered as 128 counts/°C, or 7.8mC/LSB.

16-bit Register Data (2's complement)	Equivalent Counts in decimal	Temperature (°C)
0010 1010 1000 0000	10880	+85.000 °C
	•••	
0000 0000 1000 0000	128	+1.0000 °C
•••	•••	•••
0000 0000 0000 0001	1	+0.0078 °C
0000 0000 0000 0000	0	0.0000 °C
1111 1111 1111 1111	-1	-0.0078 °C
	•••	•••
1111 1111 1000 0000	-128	-1.0000 °C
1110 1100 0000 0000	-5120	-40.000 °C

Table 16: Temperature (C) Calculation



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **Register Descriptions**

### TEMP\_OUT

Temperature Output least and most significant bytes TEMP\_OUT\_L and TEMP\_OUT\_H

R	R	R	R	R	R	R	R
TEMP7	TEMP6	TEMP5	TEMP4	TEMP3	TEMP2	TEMP1	TEMP0
TEMP15	TEMP14	TEMP13	TEMP12	TEMP11	TEMP10	TEMP9	TEMP8
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
						I <sup>2</sup> C Address:	0x00h 0x01h

#### **GYRO XOUT**

X-axis gyroscope output least and most significant bytes GYRO\_XOUT\_L and GYRO\_XOUT\_H

R	R	R	R	R	R	R	R
GYRO_X7	GYRO_X6	GYRO_X5	GYRO_X4	GYRO_X3	GYRO_X2	GYRO_X1	GYRO_X0
GYRO_X15	GYRO_X14	GYRO_X13	GYRO_X12	GYRO_X11	GYRO_X10	GYRO_X9	GYRO_X8
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
						I <sup>2</sup> C Address:	0x02h,0x03h

#### **GYRO YOUT**

Y-axis gyroscope output least and most significant bytes GYRO\_YPUT\_L and GYRO\_YOUT\_H

R	R	R	R	R	R	R	R
GYRO_Y7	GYRO_Y6	GYRO_Y5	GYRO_Y4	GYRO_Y3	GYRO_Y2	GYRO_Y1	GYRO_Y0
GYRO_Y15	GYRO_Y14	GYRO_Y13	GYRO_Y12	GYRO_Y11	GYRO_Y10	GYRO_Y9	GYRO_Y8
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
				I <sup>2</sup> C Address	: 0x04h.0x05h		

#### **GYRO ZOUT**

Z-axis gyroscope output least and most significant bytes GYRO\_ZOUT\_L and GYRO\_ZOUT\_H

R	R	R	R	R	R	R	R
GYRO_Z7	GYRO_Z6	GYRO_Z5	GYRO_Z4	GYRO_Z3	GYRO_Z2	GYRO_Z1	GYRO_Z0
GYRO_Z15	GYRO_Z14	GYRO_Z13	GYRO_Z12	GYRO_Z11	GYRO_Z10	GYRO_Z9	GYRO_Z8
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
		_		I <sup>2</sup> C Address: 0	)x06h,0x07h		



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

#### **ACCEL XOUT**

X-axis accelerometer output least and most significant byte ACCEL\_XOUT\_L and ACCEL\_XOUT\_H

R	R	R	R	R	R	R	R
ACCEL_X7	ACCEL_X6	ACCEL_X5	ACCEL_X4	ACCEL_X3	ACCEL_X2	ACCEL_X1	ACCEL_X0
ACCEL_X11	ACCEL_X10	ACCEL_X9	ACCEL_X8	ACCEL_X7	ACCEL_X6	ACCEL_X5	ACCEL_X4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
		•	•	•	1'	20 A -l -l	0001- 0001-

I<sup>2</sup>C Address: 0x08h,0x09h

### ACCEL\_YOUT

Y-axis accelerometer output least and most significant byte ACCEL\_YOUT\_L and ACCEL\_YOUT\_H

R	R	R	R	R	R	R	R		
ACCEL_Y7	ACCEL_Y6	ACCEL_Y5	ACCEL_Y4	ACCEL_Y3	ACCEL_Y2	ACCEL_Y1	ACCEL_Y0		
ACCEL_Y11	ACCEL_Y10	ACCEL_Y9	ACCEL_Y8	ACCEL_Y7	ACCEL_Y6	ACCEL_Y5	ACCEL_Y4		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
					I <sup>2</sup> C Address: 0x0Ah.0x0Bh				

#### **ACCEL ZOUT**

Z-axis accelerometer output least and most significant byte ACCEL\_ZOUT\_L and ACCEL\_ZOUT\_H

R	R	R	R	R R		R	<u> </u>
ACCEL_Z7	ACCEL_Z6	ACCEL_Z5	ACCEL_Z4	ACCEL_Z3	ACCEL_Z2	ACCEL_Z1	ACCEL_Z0
ACCEL_Z11	ACCEL_Z10	ACCEL_Z9	ACCEL_Z8	ACCEL_Z7	ACCEL_Z6	ACCEL_Z5	ACCEL_Z4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	I <sup>2</sup> C Address: 0x0Ch,0						0x0Ch,0x0Dh

### **AUX1\_OUT**

Auxiliary Sensor #1 output data bytes AUX1\_OUT1 through AUX1\_OUT6

R	R	R	R	R	R	R	R	Value
AUX1_1_7	AUX1_1_6	AUX1_1_5	AUX1_1_4	AUX1_1_3	AUX1_1_2	AUX1_1_1	AUX1_1_0	0000
AUX1_2_7	AUX1_2_6	AUX1_2_5	AUX1_2_4	AUX1_2_3	AUX1_2_2	AUX1_2_1	AUX1_2_0	0000
AUX1_3_7	AUX1_3_6	AUX1_3_5	AUX1_3_4	AUX1_3_3	AUX1_3_2	AUX1_3_1	AUX1_3_0	0000
AUX1_4_7	AUX1_4_6	AUX1_4_5	AUX1_4_4	AUX1_4_3	AUX1_4_2	AUX1_4_1	AUX1_4_0	0000
AUX1_5_7	AUX1_5_6	AUX1_5_5	AUX1_5_4	AUX1_5_3	AUX1_5_2	AUX1_5_1	AUX1_5_0	0000
AUX1_6_7	AUX1_6_6	AUX1_6_5	AUX1_6_4	AUX1_6_3	AUX1_6_2	AUX1_6_1	AUX1_6_0	0000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
					Į2	<sup>2</sup> C Address:	0x0Eh to 0x13h	

36 Thornwood Dr. – Ithaca, NY 14850 tel: 607-257-1080 – fax:607-257-1146 www.kionix.com - info@kionix.com



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

### AUX2\_OUT

Auxiliary Sensor #2 output data bytes AUX2\_OUT1 through AUX2\_OUT6

_	_	_	_	_	_	_	_	Reset
R	R	R	R	R	R	R	R	Value
AUX2_1_7	AUX2_1_6	AUX2_1_5	AUX2_1_4	AUX2_1_3	AUX2_1_2	AUX2_1_1	AUX2_1_0	0000
AUX2_2_7	AUX2_2_6	AUX2_2_5	AUX2_2_4	AUX2_2_3	AUX2_2_2	AUX2_2_1	AUX2_2_0	0000
AUX2_3_7	AUX2_3_6	AUX2_3_5	AUX2_3_4	AUX2_3_3	AUX2_3_2	AUX2_3_1	AUX2_3_0	0000
AUX2_4_7	AUX2_4_6	AUX2_4_5	AUX2_4_4	AUX2_4_3	AUX2_4_2	AUX2_4_1	AUX2_4_0	0000
AUX2_5_7	AUX2_5_6	AUX2_5_5	AUX2_5_4	AUX2_5_3	AUX2_5_2	AUX2_5_1	AUX2_5_0	0000
AUX2_6_7	AUX2_6_6	AUX2_6_5	AUX2_6_4	AUX2_6_3	AUX2_6_2	AUX2_6_1	AUX2_6_0	0000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
					Į:	<sup>2</sup> C Address:	0x14h to 0x19h	

# WAKE\_CNT

Number of ODR cycles spent in wake state as measured in accelerometer ODRa\_wake/ODRa\_sleep periods. Data byte WAKE\_CNT\_L and WAKE\_CNT\_H.

R	R	R	R	R	R	R	R	Reset Value
WAKE_C7	WAKE_C6	WAKE_C5	WAKE_C4	WAKE_C3	WAKE_C2	WAKE_C1	WAKE_C0	0000
WAKE_C15	WAKE_C14	WAKE_C13	WAKE_C12	WAKE_C11	WAKE_C10	WAKE_C9	WAKE_C8	0000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
						I <sup>2</sup> C Address:	0x1Ah.0x1Bh	

# SLEEP\_CNT

Number of ODR cycles spent in sleep state as measured in accelerometer ODRa\_wake/ODRa\_sleep periods. Data byte SLEEP\_CNT\_L and SLEEP\_CNT\_H.

R	R	R	R	R	R	R	R	Reset Value
SLEEP_C7	SLEEP _C6	SLEEP_C5	SLEEP_C4	SLEEP_C3	SLEEP_C2	SLEEP_C1	SLEEP _C0	0000
SLEEP_C15	SLEEP_C14	SLEEP_C13	SLEEP _C12	SLEEP_C11	SLEEP_C10	SLEEP_C9	SLEEP_C8	0000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
						I <sup>2</sup> C Address:	0x1Ch,0x1D	



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **BUF SMPLEV**

Reports the number of data packets (ODR cycles) currently stored in the buffer. Reading the buffer contents, BUF\_SMPLEV or BUF\_PAST within 10 us from enabling or clearing the buffer is not permitted to avoid corrupted data. Data bytes BUF\_SMPLEV\_L and BUF\_SMPLEV\_H

								Reset
R	R	R	R	R	R	R	R	Value
BUFSLEV1	BUFSLEV0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0000
BUFSLEV9	BUFSLEV8	BUFSLEV7	BUFSLEV6	BUFSLEV5	BUFSLEV4	BUFSLEV3	BUFSLEV2	0000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
						I <sup>2</sup> C Address:	0x1Eh,0x1Fh	

#### **BUF PAST**

Reports the number of data packets lost since buffer has been filled. Reading the buffer contents, BUF\_SMPLEV or BUF\_PAST within 10 us from enabling or clearing the buffer is not permitted to avoid corrupted data. Data bytes BUF\_PAST\_L and BUF\_PAST\_H

								Reset
R	R	R	R	R	R	R	R	Value
BUFPAST1	BUFPAST0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0000
BUFPAST9	BUFPAST8	BUFPAST7	BUFPAST6	BUFPAST5	BUFPAST4	BUFPAST3	BUFPAST2	0000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
						I <sup>2</sup> C Address:	0x20h,0x21h	

#### **AUX STATUS**

Reports the status of Auxiliary Sensors AUX1 and AUX2.

R	R	R	R	R	R	R	R	
AUX2FAIL	AUX2ERR	AUX2ST1	AUX2ST0	AUX1FAIL	AUX1ERR	AUX1ST1	AUX1ST0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x22h	

**AUX1ST[1:0]** - Detailed aux1 communication status.

2'b00: Aux1 sensor is disabled.

Aux1 has not been enabled or ASIC has successfully sent disable cmd.

2'b01: Aux1 sensor is waiting to be enabled.

ASIC is attempting to enable aux sensor via enable sequence.

2'b10: Aux1 sensor is waiting to be disabled.

ASIC is attempting to disable aux sensor via disable sequence.

2'b11: Aux1 sensor is running.

ASIC has successfully sent aux enable cmd.

AUX1ERR - Aux1 data read error flag.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

0: No error detected.

1: Missing ACK detected during aux1 polling. ASIC will retry polling aux device at next scheduled ODR period.

Flag is cleared by writing (any value) into AUX\_STATUS register.

### AUX1FAIL - Aux1 command sequence failure flag.

0: No failure detected.

1: Missing ACK detected after writing control register address to aux1 device during enable/disable command sequence. ASIC will suspend aux1 communications until AUX1FAIL bit is cleared by user.

Flag is cleared by writing (any value) into AUX\_STATUS register.

# AUX2ST[1:0] - Detailed aux2 communication status.

2'b00: Aux2 sensor is disabled.

Aux2 has not been enabled or ASIC has successfully sent disable cmd.

2'b01: Aux2 sensor is waiting to be enabled.

ASIC is attempting to enable aux sensor via enable sequence.

2'b10: Aux2 sensor is waiting to be disabled.

ASIC is attempting to disable aux sensor via disable sequence.

2'b11: Aux2 sensor is running.

ASIC has successfully sent aux enable cmd.

### AUX2ERR - Aux2 data read error flag.

0: No error detected.

1: Missing ACK detected during aux2 polling. ASIC will retry polling aux device at next scheduled ODR period.

Flag is cleared by writing (any value) into AUX\_STATUS register.

#### AUX2FAIL - Aux2 command sequence failure flag.

0: No failure detected.

1: Missing ACK detected after writing control register address to aux2 device during enable/disable command sequence. ASIC will suspend aux1 communications until AUX2FAIL bit is cleared by user.

Flag is cleared by writing (any value) into AUX\_STATUS register.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### WHO AM I

This register can be used for supplier recognition, as it can be factory written to a known byte value. The default value is 0x24h.

R	R	R	R	R	R	R	R	
WIA7	WIA6	WIA5	WIA4	WIA3	WIA2	WIA1	WIA0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00100100
						I <sup>2</sup> C Address:	0x30h	

# **SN** Individual Identification (serial number). Data bytes SN\_1, SN\_2, SN\_3, SN\_4.

R/W	R/W						
SN7	SN6	SN5	SN4	SN3	SN2	SN1	SN0
SN15	SN14	SN13	SN12	SN11	SN10	SN9	SN8
SN23	SN22	SN21	SN20	SN19	SN18	SN17	SN16
SN31	SN30	SN29	SN28	SN27	SN26	SN25	SN24
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
						I <sup>2</sup> C Address:	0x31h - 0x34

#### STATUS1

Status register 1. GYRO\_START = 1 and GYRO\_RUN = 0 at system startup and go to GYRO\_START = 0 and GYRO\_RUN = 1 as the output rate signals become valid; permanent GYRO\_START = 1 and GYRO\_RUN = 0 indicate a damage in the device.

R	R	R	R	R	R	R	R	
INT1	POR	AUX2_ACT	AUX1_ACT	AUX_ERR	WAKE/SLEEP	GYRO_RUN	GYRO_START	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	01000000

INT1 - reports Logical OR of non-masked interrupt sources sent to INT1 pin.

0: No interrupt event.

1: Interrupt event.

# POR - Reset indicator.

0: No reset has occurred since register was last read.

1: ASIC has exited reset phase.

This bit is automatically cleared when the status register is read.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

# AUX2\_ACT - Auxiliary sensor #2 active flag.

0:Aux2 is not active. Aux2 has completed its disable sequence and is in standby mode.
1: Aux2 active. Aux2 has completed its enable sequence and is in active mode.

#### AUX1\_ACT - Auxiliary sensor #1 active flag.

0:Aux1 is not active. Aux1 has completed its disable sequence and is in standby mode. 1: Aux1 active. Aux1 has completed its enable sequence and is in active mode.

### AUX\_ERR - Auxiliary communications error.

- 0: No aux communication error detected.
- 1: Aux communication error (missing ACK) detected. Note:
  - The user should read aux\_stat register to determine state of aux sensors upon aux error detection.
  - The flag can be cleared through writing any value to AUX\_STATUS register

# WAKE/SLEEP - Wake/sleep status flag.

- 0: Sleep mode.
- 1: Wake mode.

# GYRO\_START - Gyroscope start-up flag.

- 0: Gyro not in start-up mode.
- 1: Start-up mode.

### GYRO\_RUN - Gyroscope run flag.

- 0: control loop has not locked.
- 1: control loop has locked and gyroscope is active.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### INT1 SRC1

Interrupt 1 source register 1

R	R	R	R	R	R	R	R	
				INT1_DRDY_	INT1_DRDY_	INT1_DRDY_	INT1_DRDY_	Reset
INT1_BFI	INT1_WMI	INT1_WUFS	INT1_BTS	AUX2	AUX1	ACCTEMP	GYRO	Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x37h	

### INT1 BFI - Buffer full interrupt.

0: Buffer is not full.

1: Buffer is full.

This bit is cleared when the int1\_I register is read or when the buffer full condition ceases to exist.

Please note: Re-enabling the buffer after the buffer had been disabled during a BFI event can cause the ASIC to briefly output a false BFI flag.

#### INT1 WMI - Buffer water mark interrupt.

0: Watermark has not been reached.

1: Watermark has been reached.

This bit is cleared when the int1\_I register is read or when the water mark condition ceases to exist.

Please note: Re-enabling the buffer after the buffer had been disabled during a WMI event can cause the ASIC to briefly output a false WMI flag.

# INT1\_WUFS - Wake-up function interrupt.

0: No Wake-up event detected.

1: Wake-up event detected.

This bit is cleared when the int1\_I register is read.

#### INT1 BTS - Back-to-sleep interrupt.

0: No back-to-sleep event detected.

1: Back-to-sleep event detected.

This bit is cleared when the int1\_I register is read.

#### INT1\_DRDY\_AUX2 - Aux2 data ready interrupt.

0: New sensor data is not ready.

1: New sensor data is ready.

This bit is cleared when the int1\_I register or when the aux2\_out1 register is read.

# INT1\_DRDY\_AUX1 - Aux1 data ready interrupt.

0: New sensor data is not ready.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

1: New sensor data is ready.

This bit is cleared when the int1 I register or when the aux1 out1 register is read.

# INT1\_DRDY\_ACCTEMP - Accelerometer / Temperature

data ready interrupt.

0: New sensor data is not ready.

1: New sensor data is ready.

Note: With both accel and die temp enabled simultaneously, the die temp data updates at the same time as the accel data. With the accel disabled the availability of new die temp data uses the drdy\_acctemp interrupt.

This bit is cleared when the int1\_I register or when the acc\_xout\_I register (x06) is read or when temp\_out\_I is read (if accel disabled).

### INT1\_DRDY\_GYRO - Gyro data ready interrupt.

0: New sensor data is not ready.

1: New sensor data is ready.

This bit is cleared when the int1\_l register or when the gyro\_xout\_l register (x00) is read.

### INT1\_SRC2

Interrupt 1 source register 2

R	R	R	R	R	R	R	R	
Reserved	Reserved	INT1_XNWU	INT1_XPWU	INT1_YNWU	INT1_YPWU	INT1_ZNWU	INT1_ZPWU	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x38h	

#### INT1\_XNWU - WUF directional indicator bit.

0: no interrupt event.

1: Wake-up event detected on x-axis, negative direction.

#### INT1 XPWU - WUF directional indicator bit.

0: no interrupt event.

1: Wake-up event detected on x-axis, positive direction.

## INT1\_YNWU - WUF directional indicator bit.

0: no interrupt event.

1: Wake-up event detected on y-axis, negative direction.

### INT1 YPWU - WUF directional indicator bit.

0: no interrupt event.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

1: Wake-up event detected on y-axis, positive direction.

INT1\_ZNWU - WUF directional indicator bit.

0: no interrupt event.

1: Wake-up event detected on z-axis, negative direction.

INT1 ZPWU - WUF directional indicator bit.

0: no interrupt event.

1: Wake-up event detected on z-axis, positive direction.

#### INT1 L

Interrupt 1 Latch Release – Reading the interrupt1 latch release register clears the interrupt1 source (int1\_src1 and int1\_src2) registers. Reading int1\_I returns x00 in user mode.

R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
_	_					I <sup>2</sup> C Address:	0x39h

### STATUS2

Status register 2. GYRO\_START = 1 and GYRO\_RUN = 0 at system startup and go to GYRO\_START = 0 and GYRO\_RUN = 1 as the output rate signals become valid; permanent GYRO\_START = 1 and GYRO\_RUN = 0 indicate a damage in the device.

R	R	R	R	R	R	R	R	
INT2	POR	AUX2_ACT	AUX1_ACT	AUX_ERR	WAKE/SLEEP	GYRO_RUN	GYRO_START	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	01000000
	•		_			0x3Ah		

INT2 - reports Logical OR of non-masked interrupt sources sent to INT2 pin.

0: No interrupt event.

1: Interrupt event.

POR - Reset indicator.

0: No reset has occurred since register was last read.

1: ASIC has exited reset phase.

This bit is automatically cleared when the status register is read.

#### AUX2 ACT - Auxiliary sensor #2 active flag.

0:Aux2 is not active. Aux2 has completed its disable sequence and is in standby mode. 1: Aux2 active. Aux2 has completed its enable sequence and is in active mode.

36 Thornwood Dr. – Ithaca, NY 14850 tel: 607-257-1080 – fax:607-257-1146 www.kionix.com - info@kionix.com



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

#### AUX1 ACT - Auxiliary sensor #1 active flag.

0:Aux1 is not active. Aux1 has completed its disable sequence and is in standby mode.

1: Aux1 active. Aux1 has completed its enable sequence and is in active mode.

# AUX\_ERR - Auxiliary communications error.

0: No aux communication error detected.

1: Aux co communication mm error (missing ACK) detected.

Note: The user should read aux\_stat register to determine state of aux sensors upon aux error detection.

### WAKE/SLEEP - Wake/sleep status flag.

0: Sleep mode.

1: Wake mode.

# GYRO\_START - Gyroscope start-up flag.

0: Gyro not in startup mode.

1: Start up mode.

# GYRO\_RUN - Gyroscope run flag.

0: control loop has not locked.

1: control loop has locked and gyroscope is active.

#### INT2\_SRC1

Interrupt 2 source register 1

	R	R	R	R	R	R	R	R	
Ī					INT2_DRDY_	INT2_DRDY_	INT2_DRDY_	INT2_DRDY_	Reset
	INT2_BFI	INT2_WMI	INT2_WUFS	INT2_BTS	AUX2	AUX1	ACCTEMP	GYRO	Value
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
							_		

#### INT2 BFI - Buffer full interrupt.

0: Buffer is not full.

1: Buffer is full.

This bit is cleared when the int2\_I register is read or when the buffer full condition ceases to exist.

Please note: Re-enabling the buffer after the buffer had been disabled during a BFI event can cause the ASIC to briefly output a false BFI flag.

INT2\_WMI - Buffer water mark interrupt.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

- 0: Watermark has not been reached.
- 1: Watermark has been reached.

This bit is cleared when the int2\_I register is read or when the water mark condition ceases to exist.

Please note: Re-enabling the buffer after the buffer had been disabled during a WMI event can cause the ASIC to briefly output a false WMI flag.

#### INT2 WUFS - Wake-up function interrupt.

- 0: No Wake-up event detected.
- 1: Wake-up event detected.

This bit is cleared when the int2 I register is read.

### INT2 BTS - Back-to-sleep interrupt.

- 0: No back-to-sleep event detected.
- 1: Back-to-sleep event detected.

This bit is cleared when the int2 I register is read.

# INT2\_DRDY\_AUX2 - Aux2 data ready interrupt.

- 0: New sensor data is not readv.
- 1: New sensor data is ready.

This bit is cleared when the int2\_I register or when the aux2\_out1 register is read.

#### **INT2\_DRDY\_AUX1** – Aux1 data ready interrupt.

- 0: New sensor data is not ready.
- 1: New sensor data is ready.

This bit is cleared when the int2 I register or when the aux1 out1 register is read.

#### INT2\_DRDY\_ACCTEMP - Accelerometer data ready interrupt.

- 0: New sensor data is not ready.
- 1: New sensor data is ready.

Note: With both accel and die temp enabled simultaneously, the die temp data updates at the same time as the accel data. With the accel disabled the availability of new die temp data uses the drdy\_acctemp interrupt.

This bit is cleared when the int2\_I register or when the acc\_xout\_I register (x06) is read or when temp\_out\_I is read (if accel disabled).

#### **INT2\_DRDY\_GYRO** – Gyro data ready interrupt.

- 0: New sensor data is not ready.
- 1: New sensor data is ready.

This bit is cleared when the int2\_I register or when the gyro\_xout\_I register (x00) is read.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

### **INT2 SRC2**

Interrupt 2 source register 2

R	R	R	R	R	R	R	R	
Reserved	Reserved	INT2_XNWU	INT2_XPWU	INT2_YNWU	INT2_YPWU	INT2_ZNWU	INT2_ZPWU	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x3Ch	

### INT2\_XNWU - WUF directional indicator bit.

0: no interrupt event.

1: Wake-up event detected on x-axis, negative direction.

#### INT2 XPWU - WUF directional indicator bit.

0: no interrupt event.

1: Wake-up event detected on x-axis, positive direction.

#### INT2\_YNWU - WUF directional indicator bit.

0: no interrupt event.

1: Wake-up event detected on y-axis, negative direction.

#### INT2 YPWU - WUF directional indicator bit.

0: no interrupt event.

1: Wake-up event detected on y-axis, positive direction.

### INT2\_ZNWU - WUF directional indicator bit.

0: no interrupt event.

1: Wake-up event detected on z-axis, negative direction.

#### INT2 ZPWU - WUF directional indicator bit.

0: no interrupt event.

1: Wake-up event detected on z-axis, positive direction.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

### INT2 L

Interrupt 2 Latch Release – Reading the interrupt2 latch release register clears the interrupt2 source (int1\_src2 and int2\_src2) registers. Reading int2\_I returns x00 in user mode.

R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
•				I <sup>2</sup> C Address:	0x3Dh		

# ACCEL ODR WAKE

Accelerometer Wake Mode Control register.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
LPMODE_W	NAVG_W2	NAVG_W1	NAVG_W0	ODRA_W3	ODRA_W2	ODRA_W1	ODRA_W0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	11010110
I <sup>2</sup> C Address: 0x3Fh								

**LPMODE\_W** - Accelerometer wake state low power mode enable.

0: Accelerometer low power mode is disabled in wake state.

Accelerometer operates at max sampling rate and navg\_wake is ignored.

1: Accelerometer low power mode is enabled in wake state.

Accelerometer operates in duty cycle mode with number of samples set by navg\_wake Note: The LPMODE\_W = 1 setting would be ignored and device would not operate in duty cycle mode when ODR for either accelerometer or gyro is set for 400Hz or higher.

**NAVG\_W[2:0]:** Accelerometer wake mode OSR control. The max over sampling rate (or max number of samples averaged) varies with ODR.

[2]	[1]	[0]	Number of Averages
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

ODRA\_W[3:0]: Determines accelerometer ODR in wake mode

[3]	[2]	[1]	[0]	Output Data Rate
0	0	0	0	0.781Hz
0	0	0	1	1.563Hz
0	0	1	0	3.125Hz
0	0	1	1	6.25Hz
0	1	0	0	12.5Hz
0	1	0	1	25Hz
0	1	1	0	50Hz
0	1	1	1	100Hz
1	0	0	0	200Hz
1	0	0	1	400Hz
1	0	1	0	800Hz
1	0	1	1	1600Hz
1	1	0	0	3200Hz
1	1	0	1	6400Hz
1	1	1	0	12800Hz
1	1	1	1	51200Hz

#### ACCEL\_ODR\_SLEEP

Accelerometer Wake Mode Control register.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
LPMODE_S	NAVG_S2	NAVG_S1	NAVG_S0	ODRA_S3	ODRA_S2	ODRA_S1	ODRA_S0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	11010110
						I <sup>2</sup> C Address:	0x3Fh	

**LPMODE\_S** - Accelerometer sleep state low power mode enable.

0: Accelerometer low power mode is disabled in sleep state.

Accelerometer operates at max sampling rate and navg sleep is ignored.

1: Accelerometer low power mode is enabled in sleep state.

Accelerometer operates in duty cycle mode with number of samples set by navg\_sleep. Note: The LPMODE\_S = 1 setting would be ignored and device would not operate in duty cycle mode when ODR for either accelerometer or gyro is set for 400Hz or higher.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

**NAVG\_S[2:0]:** Accelerometer sleep mode OSR control. The max over sampling rate (or max number of samples averaged) varies with ODR.

[2]	[1]	[0]	Number of Averages
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

ODRA\_S[3:0]: Determines accelerometer ODR in sleep mode

[3]	[2]	[1]	[0]	Output Data Rate
0	0	0	0	0.781Hz
0	0	0	1	1.563Hz
0	0	1	0	3.125Hz
0	0	1	1	6.25Hz
0	1	0	0	12.5Hz
0	1	0	1	25Hz
0	1	1	0	50Hz
0	1	1	1	100Hz
1	0	0	0	200Hz
1	0	0	1	400Hz
1	0	1	0	800Hz
1	0	1	1	1600Hz
1	1	0	0	3200Hz
1	1	0	1	6400Hz
1	1	1	0	12800Hz
1	1	1	1	51200Hz



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

### ACCEL CTL

Accelerometer range control register.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ACC_FS_S1	ACC_FS_S0	Reserved	Reserved	ACC_FS_W1	ACC_FS_W0	Reserved	Reserved	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x40h	

ACC\_FS\_S[1:0] Accelerometer sleep mode full scale range select.

2'b00: ± 2 g 2'b01: ± 4 g, 2'b10: ± 8 g, 2'b11: ± 16 g

ACC\_FS\_W[1:0] Accelerometer wake mode full scale range select.

2'b00: ±2 g 2'b01: ±4 g, 2'b10: ±8 g, 2'b11: ±16 g

# GYRO\_ODR\_WAKE

Gyroscope Wake Mode Control register.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
GYRO_FS_	GYRO_FS_	GYRO_BW_	GYRO_BW_					
W1	W0	W1	W0	ODRG_W3	ODRG_W2	ODRG_W1	ODRG_W0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000110

# GYRO\_FS\_W[1:0]: Gyroscope angular velocity range wake mode

[1]	[0]	Range
0	0	±256
0	1	±512
1	0	±1024
1	1	±2048



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

GYRO\_BW\_W[1:0]: Gyroscope bandwidth selection in wake mode.

[1]	[0]	BW
0	0	10 Hz
0	1	20 Hz
1	0	40 Hz
1	1	160 Hz

# ODRG\_W[3:0]: Determines gyroscope ODR in wake mode

[3]	[2]	[1]	[0]	Output Data Rate
0	0	0	0	0.781Hz
0	0	0	1	1.563Hz
0	0	1	0	3.125Hz
0	0	1	1	6.25Hz
0	1	0	0	12.5Hz
0	1	0	1	25Hz
0	1	1	0	50Hz
0	1	1	1	100Hz
1	0	0	0	200Hz
1	0	0	1	400Hz
1	0	1	0	800Hz
1	0	1	1	1600Hz
1	1	0	0	1600Hz
1	1	0	1	1600Hz
1	1	1	0	1600Hz
1	1	1	1	1600Hz



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

# GYRO\_ODR\_SLEEP

Gyroscope Sleep Mode Control register.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
GYRO_FS_	GYRO_FS_	GYRO_BW_	GYRO_BW_					
S1	S0	S1	S0	ODRG_S3	ODRG_S2	ODRG_S1	ODRG_S0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000110
						I <sup>2</sup> C Address:	0x42h	

GYRO\_FS\_S[1:0]: Gyroscope angular velocity range in sleep mode.

[1]	[0]	Range
0	0	±256
0	1	±512
1	0	±1024
1	1	±2048

GYRO\_BW\_S[1:0]: Gyroscope bandwidth selection in sleep mode.

[1]	[0]	BW
0	0	10 Hz
0	1	20 Hz
1	0	40 Hz
1	1	160 Hz



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

**ODRG\_S[3:0]:** Determines gyroscope ODR in sleep mode

[3]	[2]	[1]	[0]	Output Data Rate
0	0	0	0	0.781Hz
0	0	0	1	1.563Hz
0	0	1	0	3.125Hz
0	0	1	1	6.25Hz
0	1	0	0	12.5Hz
0	1	0	1	25Hz
0	1	1	0	50Hz
0	1	1	1	100Hz
1	0	0	0	200Hz
1	0	0	1	400Hz
1	0	1	0	800Hz
1	0	1	1	1600Hz
1	1	0	0	1600Hz
1	1	0	1	1600Hz
1	1	1	0	1600Hz
1	1	1	1	1600Hz



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

#### **STDBY**

Stand-by and operational control register. KXG03 register settings can be applied prior to enabling the Accel or Gyro. Enabling the sensor "locks in" the user register settings. Altering register settings after enable is not recommended.

R/W	R/W							
AUX2_STD	AUX1_STD	GYRO_STD		AUX2_STD	AUX1_STD	GYRO_STD		Reset Value
BY_S	BY_S	BY_S	Reserved	BY_W	BY_W	BY_W	ACC_STDBY	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	11101111
						I <sup>2</sup> C Address:	0x43h	

AUX2\_STDBY\_S - Active low aux2 sensor enable.

0: Aux2 sensor is enabled in sleep state.

1: Aux2 sensor is disabled in sleep state.

AUX1\_STDBY\_S - Active low aux1 sensor enable.

0: Aux1 sensor is enabled in sleep state.

1: Aux1 sensor is disabled in sleep state

GYRO\_STDBY\_S - Active low gyroscope sensor enable.

0: Gyro sensor is enabled in sleep state.

1: Gyro sensor is disabled in sleep state.

AUX2\_STDBY\_W - Active low aux2 sensor enable.

0: Aux2 sensor is enabled in wake state.

1: Aux2 sensor is disabled in wake state.

AUX1\_STDBY\_W - Active low aux1 sensor enable.

0: Aux1 sensor is enabled in wake state.

1: Aux1 sensor is disabled in wake state.

**GYRO STDBY W** - Active low gyroscope sensor enable.

0: Gyro sensor is enabled in wake state.

1: Gyro sensor is disabled in wake state.

ACC STDBY - Active low Accelerometer sensor enable.

0: Accelerometer sensor is enabled.

1: Accelerometer sensor is disabled.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

# CTL\_REG\_1 Special control register 1.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
RST	Reserved	I2C_DIS	TEMP_STDBY_S	TEMP_STDBY_W	Reserved	ACC_STPOL	ACC_ST	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00011000
						I <sup>2</sup> C Address:	0x44h	_

## RST - Active high soft reset.

0: No reset.

1: ASIC enters reset sequence. All registers are cleared. ASIC may initiate power up sequence.

This bit is self-clearing.

# I2C\_DIS - Active high I2C disable bit.

0: I2C interface is not disabled.

1: I2C interface is disabled.

Please note the I2C\_DIS control bit defaults to 0 on power up or when exiting reset. The state of this bit can only be changed via SPI communications.

For applications using SPI on a shared bus (multiple slave devices on a single nCS line) I2C\_DIS should be set 1. Applications using a SPI interface on a dedicated bus (nCS connects only to KXG03 and not to any other slave devices) can function with I2C\_DIS set to 0 or 1. For applications using I2C interface I2C\_DIS should be set 0.

# TEMP\_STDBY\_S - Sleep mode temperature output standby bit.

0: Temperature output is enabled in sleep mode.

1: Temperature output is disabled in sleep mode.

Note: Temperature output operates with the same ODR as the Accelerometer.

#### **TEMP\_STDBY\_W** - Wake mode temperature output standby bit.

0: Temperature output is enabled in wake mode.

1: Temperature output is disabled in wake mode.

Note: Temperature output operates with the same ODR as the Accelerometer.

#### **ACC\_STPOL** - Defines accelerometer self-test polarity.

0: Accelerometer self-test polarity is not inverted.

1: Accelerometer self-test polarity is inverted.

#### ACC\_ST - Active high accelerometer self-test enable.

0: Accelerometer self-test is disabled.

1: Accelerometer self-test is enabled.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

#### INT PIN CTL

This register controls the settings for the physical interrupt pins INT1 and INT2.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
IEN2	IEA2	IEL2_1	IEL2_0	IEN1	IEA1	IEL1_1	IEL1_0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	01000100
						I <sup>2</sup> C Address:	0x45h	

IEN2 - Active high enable for INT2 pin.

0: INT2 pin is disabled and output is forced to non-asserted state.

1: INT2 pin is enabled. Output state is either high or low depending on status of selected interrupt sources.

IEA2 - Interrupt polarity select for INT2 pin.

0: INT2 is active low. Pin pulls low during interrupt event.

1: INT2 is active high. Pin pulls high during interrupt event.

IEL2[1:0]: Interrupt latch mode select for INT2 pin.

2'b00: Latched. Once an interrupt has triggered INT2 remains in its interrupt state defined by IEA2 until the interrupt source has been cleared.

2'b01: Pulsed. Once an interrupt has triggered INT2 remains in its interrupt state defined by IEA2 for an approximate period of 40 us before returning to the non-interrupt state.

2'b10: Pulsed. Once an interrupt has triggered INT2 remains in its interrupt state defined by IEA2 for an approximate period of 160 us before returning to the non-interrupt state.

2'b11: Real time mode. INT2 only remains asserted as long as underlying interrupt conditions exist.

**IEN1 -** Active high enable for INT1 pin.

0: INT1 pin is disabled and output is forced to non-asserted state.

1: INT1 pin is enabled. Output state is either high or low depending on status of selected interrupt sources.

IEA1 - Interrupt polarity select for INT1 pin.

0: INT1 is active low. Pin pulls low during interrupt event.

1: INT1 is active high. Pin pulls high during interrupt event.

**IEL1[1:0]:** Interrupt latch mode select for INT1 pin.

2'b00: Latched. Once an interrupt has triggered INT1 remains in its interrupt state defined by IEA2 until the interrupt source has been cleared.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

2'b01: Pulsed. Once an interrupt has triggered INT1 remains in its interrupt state defined by IEA2 for an approximate period of 40 us before returning to the non-interrupt state.

2'b10: Pulsed. Once an interrupt has triggered INT1 remains in its interrupt state defined by IEA2 for an approximate period of 160 us before returning to the non-interrupt state.

2'b11: Real time mode. INT1 only remains asserted as long as underlying interrupt conditions exist.

#### INT PIN1 SEL

Physical interrupt pin INT1 select register.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				DRDY_AUX2_	DRDY_AUX1_	DRDY_ACCT	DRDY_GYRO_	Reset Value
BFI_P1	WMI_P1	WUF_P1	BTS_P1	P1	P1	EMP_P1	P1	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	11111111
						I <sup>2</sup> C Address:	0x46h	•

### **BFI\_P1** – Buffer Full Interrupt for INT1 pin.

- 0: Corresponding interrupt is not routed to INT1 pin.
- 1: Corresponding interrupt is routed to INT1 pin.

#### **WMI\_P1** – Water Mark Interrupt for INT1 pin.

- 0: Corresponding interrupt is not routed to INT1 pin.
- 1: Corresponding interrupt is routed to INT1 pin.

# WUF\_P1 - Wake-up Function Interrupt for INT1 pin.

- 0: Corresponding interrupt is not routed to INT1 pin.
- 1: Corresponding interrupt is routed to INT1 pin.

#### **BTS P1** – Back-to-sleep Function Interrupt for INT1 pin.

- 0: Corresponding interrupt is not routed to INT1 pin.
- 1: Corresponding interrupt is routed to INT1 pin.

#### **DRDY AUX2 P1** – Data Ready Aux2 Interrupt for INT1 pin.

- 0: Corresponding interrupt is not routed to INT1 pin.
- 1: Corresponding interrupt is routed to INT1 pin.

#### **DRDY\_AUX1\_P1** – Data Ready AUX1 Interrupt for INT1 pin.

- 0: Corresponding interrupt is not routed to INT1 pin.
- 1: Corresponding interrupt is routed to INT1 pin.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

**DRDY\_ACCTEMP\_P1** – Data Ready Accelerometer / Temperature Interrupt for INT1 pin.

- 0: Corresponding interrupt is not routed to INT1 pin.
- 1: Corresponding interrupt is routed to INT1 pin.

**DRDY\_GYRO\_P1** – Data Ready Gyroscope Interrupt for INT1 pin.

- 0: Corresponding interrupt is not routed to INT1 pin.
- 1: Corresponding interrupt is routed to INT1 pin.

#### INT PIN2 SEL

Physical interrupt pin INT2 select register.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				DRDY_AUX2_	DRDY_AUX1_	DRDY_ACCT	DRDY_GYRO_	Reset Value
BFI_P2	WMI_P2	WUF_P2	BTS_P2	P2	P2	EMP_P2	P2	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
	•	•	•			I <sup>2</sup> C Address:	0x47h	

#### BFI P2 - Buffer Full Interrupt for INT2 pin.

- 0: Corresponding interrupt is not routed to INT2 pin.
- 1: Corresponding interrupt is routed to INT2 pin.

#### WMI P2 - Water Mark Interrupt for INT2 pin.

- 0: Corresponding interrupt is not routed to INT2 pin.
- 1: Corresponding interrupt is routed to INT2 pin.

#### WUF\_P2 - Wake-up Function Interrupt for INT2 pin.

- 0: Corresponding interrupt is not routed to INT2 pin.
- 1: Corresponding interrupt is routed to INT2 pin.

#### BTS P2 - Back-to-sleep Function Interrupt for INT2 pin.

- 0: Corresponding interrupt is not routed to INT2 pin.
- 1: Corresponding interrupt is routed to INT2 pin.

#### **DRDY\_AUX2\_P2** – Data Ready Aux2 Interrupt for INT2 pin.

- 0: Corresponding interrupt is not routed to INT2 pin.
- 1: Corresponding interrupt is routed to INT2 pin.

#### **DRDY AUX1 P2** – Data Ready AUX1 Interrupt for INT2 pin.

- 0: Corresponding interrupt is not routed to INT2 pin.
- 1: Corresponding interrupt is routed to INT2 pin.

**DRDY\_ACCTEMP\_P2** – Data Ready Accelerometer / Temperature Interrupt for INT2 pin.

36 Thornwood Dr. – Ithaca, NY 14850 tel: 607-257-1080 – fax:607-257-1146 www.kionix.com – <u>info@kionix.com</u>



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

- 0: Corresponding interrupt is not routed to INT2 pin.
- 1: Corresponding interrupt is routed to INT2 pin.

DRDY\_GYRO\_P2 - Data Ready Gyroscope Interrupt for INT2 pin.

- 0: Corresponding interrupt is not routed to INT2 pin.
- 1: Corresponding interrupt is routed to INT2 pin.

#### **INT MASK1**

Interrupt mask register 1.

_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
							DRDY_ACCT		Reset Value
	BFIE	WMIE	WUFE	BTSE	DRDY_AUX2	DRDY_AUX1	EMP	DRDY_GYRO	
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	11000000
Ī	•				•				

### BFIE - Buffer Full Interrupt enable/mask bit.

- 0: Corresponding interrupt is disabled (masked).
- 1: Corresponding interrupt is enabled.

#### WMIE - Water Mark Interrupt enable/mask bit.

- 0: Corresponding interrupt is disabled (masked).
- 1: Corresponding interrupt is enabled.

#### **WUFE** – Wake-up Function Interrupt enable/mask bit.

- 0: Corresponding interrupt is disabled (masked).
- 1: Corresponding interrupt is enabled.

#### BTSE - Back-to-sleep Function Interrupt enable/mask bit.

0: Corresponding interrupt is disabled (masked). 1: Corresponding interrupt is routed to INT1 pin.

#### DRDY AUX2 - Data Ready Aux2 Interrupt enable/mask bit.

- 0: Corresponding interrupt is disabled (masked).
- 1: Corresponding interrupt is enabled.

#### **DRDY AUX1** – Data Ready AUX1 Interrupt enable/mask bit.

- 0: Corresponding interrupt is disabled (masked).
- 1: Corresponding interrupt is enabled.

**DRDY\_ACCTEMP** – Data Ready Accelerometer / Temperature Interrupt enable/mask bit. 0: Corresponding interrupt is disabled (masked).



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

1: Corresponding interrupt is enabled.

DRDY\_GYRO - Data Ready Gyroscope Interrupt enable/mask bit.

- 0: Corresponding interrupt is disabled (masked).
- 1: Corresponding interrupt is enabled.

#### **INT MASK2**

Interrupt mask register 2. This register controls which axis and direction of detected motion can cause an interrupt.

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reserved	Reserved	XNWUE	XPWUE	YNWUE	YPWUE	ZNWUE	ZPWUE	Reset Value
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00111111
-							I <sup>2</sup> C Address:	0x49h	

**NXWUE** - x negative (x-) mask for WUF/BTS, 0=disable, 1=enable. **PXWUE** - x positive (x+) mask for WUF/BTS, 0=disable, 1=enable. **NYWUE** - y negative (y-) mask for WUF/BTS, 0=disable, 1=enable. **PYWUE** - y positive (y+) mask for WUF/BTS, 0=disable, 1=enable. **NZWUE** - z negative (z-) mask for WUF/BTS, 0=disable, 1=enable. **PZWUE** - z positive (z+) mask for WUF/BTS, 0=disable, 1=enable.

#### **FSYNC CTL**

External Synchronous control register.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		FSYNC_	FSYNC_					Reset Value
Reserved	Reserved	MODE1	MODE2	Reserved	FSYNC_SEL2	FSYNC_SEL1	FSYNC_SEL0	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						_		

FSYNC MODE[1:0]: FSYNC enable and mode select.

2'b00: FSYNC is disabled. SYNC pin is tri-stated.

2'b01: FSYNC is enabled. Sync pin is configured as input pin.

Buffer is updated in sync with external clock applied at SYNC pin.

2'b10: FSYNC is enabled. Sync pin is configured as input pin.

State of SYNC pin is stored in selected sensor's LSB bit.

2'b11: FSYNC is disabled. SYNC pin is configured as output pin.

FSYNC\_SEL[2:0]: FSYNC sensor select bits.

if(fsync\_mode=2'b10)



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

3'b000: SYNC function disabled.

3'b001: State of SYNC pin is stored in gyroscope's x LSB bit.

3'b010: State of SYNC pin is stored in gyroscope's y LSB bit.

3'b011: State of SYNC pin is stored in gyroscope's z LSB bit

3'b100: State of SYNC pin is stored in accelerometer's x LSB bit.

3'b101: State of SYNC pin is stored in accelerometer's y LSB bit.

3'b110: State of SYNC pin is stored in accelerometer's z LSB bit.

3'b111: State of SYNC pin is stored in temperature LSB bit

if(fsvnc mode=2'b11)

3'b000: SYNC pin outputs gyroscope ODR clock.

3'b001: SYNC pin outputs accelerometer's ODR clock.

3'b010: SYNC pin outputs aux1 ODR clock.

3'b011: SYNC pin outputs aux2 ODR clock.

3'b1xx: SYNC pin disabled.

### WAKE SLEEP CTL1

Wake and Sleep control register 1.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
BTS_EN	WUF_EN	MAN_SLEEP	MAN_WAKE	Reserved	OWUF2	OWUF1	OWUF0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x4Bh	

### BTS EN - Active high back-to-sleep function enable.

0: Back-to-sleep transition for all sensors is not controlled by BTS function.

1: Back-to-sleep transition for all sensors is controlled by BTS function.

#### **WUF EN** - Active high wake-up function enable.

0: Sleep-to-wake transition for all sensors is not controlled by BTS function.

1: Sleep-to-wake transition for all sensors is controlled by BTS function.

#### MAN\_SLEEP - Active high manual sleep trigger.

0: No impact.

1: Forces transition to sleep state.

Please note:

Man\_sleep is a self-clearing bit. The bit is cleared automatically after transition to sleep state. Forcing a manual sleep state does not trigger WUFS or BTS interrupts.

Setting both man sleep=1 and man wake=1 is ignored.

MAN WAKE - Active high manual wake trigger.

0: No impact.

1: Forces transition to wake state.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

#### Please note:

Man\_sleep is a self-clearing bit. The bit is cleared automatically after transition to sleep state. Forcing a manual sleep state does not trigger WUFS or BTS interrupts. Setting both man\_sleep=1 and man\_wake=1 is ignored.

**OWUF[2:0]:** sets the Output Data Rate for the Wake-up (motion detection).

[2]	[1]	[0]	Output Data Rate (Hz)
0	0	0	0.781
0	0	1	1.563
0	1	0	3.125
0	1	1	6.25
1	0	0	12.5
1	0	1	25
1	1	0	50
1	1	1	100

### **WAKE SLEEP CTL2**

Wake and Sleep control register 1.

R/W	R/W							
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	TH_MODE	C_MODE	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000010
						I <sup>2</sup> C Address:	0x4Ch	

#### TH MODE - Defines WUF and BTS threshold mode.

- 0: Absolute threshold. ASIC compares current output to threshold.
- 1: Relative threshold. ASIC compares difference between current output and previous output to threshold.
- **C\_MODE** Defines de-bounce counter clear mode.
- 0: Counter is cleared once activity level is outside the threshold.
- 1: Counter is decremented by one when activity level is outside the threshold.

#### **WUF TH**

This register sets the Active Threshold for wake-up (motion detect) interrupt. The KXG03 will ship from the factory with this value set to correspond to a change in acceleration of 0.5g. Resolution = 62.5 mg/LSB for FS <  $\pm 16 \text{ g}$ .



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

Resolution =125 mg/LSB for  $FS = \pm 16$  g.

R/W	R/W							
ATH_7	ATH_6	ATH_5	ATH_4	ATH_3	ATH_2	ATH_1	ATH_0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00001000
-						I <sup>2</sup> C Address:	0x4Dh	

# WUF\_COUNTER

This register sets the time motion must be present before a wake-up interrupt is set. Every count is calculated as 1/OWUF delay period. OWUF is set in WAKE SLEEP CTL1.

Note: Setting the register to 0xFF disables the WUF\_COUNTER.

R/W	R/W							
WUFC7	WUFC6	WUFC5	WUFC4	WUFC3	WUFC2	WUFC1	WUFC0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x4Eh	

# BTS\_TH

This register sets the threshold for Back-to-sleep (motion detect) interrupt. The KXG03 will ship from the factory with this value set to correspond to a change in acceleration of 0.5g.

Resolution = 62.5 mg/LSB for FS <  $\pm 16 \text{ g}$ .

Resolution = 125 mg/LSB for FS =  $\pm 16 \text{ g}$ .

R/W	R/W							
BTH_7	BTH_6	BTH_5	BTH_4	BTH_3	BTH_2	BTH_1	BTH_0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00001000
						I <sup>2</sup> C Address:	0x4Fh	

### **BTS\_COUNTER**

This register sets the time motion must be present before a Back-to-sleep interrupt is set. Every count is calculated as 16/OWUF delay period. OWUF is set in WAKE\_SLEEP\_CTL1.

Note: Setting the register to 0xFF disables the BTS\_COUNTER.

R/W	R/W							
BTSC7	BTSC6	BTSC5	BTSC4	BTSC3	BTSC2	BTSC1	BTSC0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x50h	

## AUX\_I2C\_CTRL\_REG

Read/Write control register.

 $\mathsf{R}/\mathsf{W} = \mathsf{R}/\mathsf{W} = \mathsf{R}$ 



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

								Reset
Reserved	Reserved	AUX_CTL_POL2	AUX_CTL_POL1	AUX_BUS_SPC	AUX_PULL_UP	AUX_BYPASS	Reserved	Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000001
						I <sup>2</sup> C Address:	0x51h	

AUX\_CTL\_POL2 - Defines control bit polarity for aux2 enable/disable command sequences.

- 0: ASIC clears selected control bits when enabling auxiliary-2 sensor and ASIC sets to 1 selected control bits when disabling aux2 sensor.
- 1: ASIC sets to 1 selected control bits when enabling auxilary-2 sensor and ASIC clears selected control bits when disabling aux2 sensor.

AUX\_CTL\_POL1 - Defines control bit polarity for aux1 enable/disable command sequences.

- 0: ASIC clears selected control bits when enabling auxiliary-1 sensor and ASIC sets to 1 selected control bits when disabling aux1 sensor.
- 1: ASIC sets to 1 selected control bits when enabling auxilary-1 sensor and ASIC clears selected control bits when disabling aux1 sensor.

### AUX\_BUS\_SPD- Sets I2C bus speed.

0: 100 kHz.

1: 400 kHz

# AUX\_PULL\_UP - Active high pull up enable.

0: Pull up disabled.

1: 1.5K $\Omega$  pull up resistor enabled.

Please not the pull up resistor is automatically disabled when aux\_bypass=1 even though aux\_pull\_up may be set to 1.

#### AUX\_BYPASS - Active high bypass enable.

0: Aux I2C not bypassed.

1: Aux I2C pins shorted to main (slave) I2C pins. Pull up disabled.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

# AUX\_I2C\_SAD1

Read/Write that should be used to store the SAD for auxiliary I2C device 1.

R/W	R/W							
SAD1_6	SAD1_5	SAD1_4	SAD1_3	SAD1_2	SAD1_1	SAD1_0	-	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x52h	

# **AUX I2C REG1**

Read/Write that should be used to store the starting data register address for auxiliary I2C device 1.

R/W	R/W							
REG1_7	REG1_6	REG1_5	REG1_4	REG1_3	REG1_2	REG1_1	REG1_0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x53h	

# AUX\_I2C\_CTL1

Register address for enable/disable control register for auxiliary I<sup>2</sup>C device 1.

R/W	R/W							
CNTL1_7	CNTL1_6	CNTL1_5	CNTL1_4	CNTL1_3	CNTL1_2	CNTL1_1	CNTL1_0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x54h	

# **AUX I2C BIT1**

Defines bits to toggle in the control register for auxiliary I<sup>2</sup>C device 1.

R/W	R/W							
BIT1_7	BIT1_6	BIT1_5	BIT1_4	BIT1_3	BIT1_2	BIT1_1	BIT1_0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x55h	



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

# AUX\_I2C\_ODR1\_W

Defines register read controls for auxiliary I<sup>2</sup>C device 1.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
								Reset
Reserved	AUX1_D2	AUX1_D1	AUX1_D0	AUX10DRW3	AUX10DRW2	AUX10DRW1	AUX10DRW0	Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000110
						I <sup>2</sup> C Address:	0x56h	

AUX1\_D[2:0]: Number of bytes read back via Auxiliary I<sup>2</sup>C bus from device 1

[2]	[1]	[0]	No. of
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	DNE

AUX10DRW[3:0]: Determines rate at which aux1 output is polled by ASIC in aux1 wake state

[3]	[2]	[1]	[0]	Output Data Rate
0	0	0	0	0.781Hz
0	0	0	1	1.563Hz
0	0	1	0	3.125Hz
0	0	1	1	6.25Hz
0	1	0	0	12.5Hz
0	1	0	1	25Hz
0	1	1	0	50Hz
0	1	1	1	100Hz
1	0	0	0	200Hz
1	0	0	1	400Hz
1	0	1	0	800Hz
1	0	1	1	1600Hz
1	1	0	0	1600Hz
1	1	0	1	1600Hz
1	1	1	0	1600Hz
1	1	1	1	1600Hz



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

# AUX\_I2C\_ODR1\_S

Defines register read controls for auxiliary I<sup>2</sup>C device 1.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
								Reset
Reserved	Reserved	Reserved	Reserved	AUX10DRS3	AUX10DRS2	AUX10DRS1	AUX10DRS0	Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000110
						I <sup>2</sup> C Address:	0x57h	

AUX10DRS[3:0]: Determines rate at which aux1 output is polled by ASIC in aux1 sleep state

[3]	[2]	[1]	[0]	Output Data Rate
0	0	0	0	0.781Hz
0	0	0	1	1.563Hz
0	0	1	0	3.125Hz
0	0	1	1	6.25Hz
0	1	0	0	12.5Hz
0	1	0	1	25Hz
0	1	1	0	50Hz
0	1	1	1	100Hz
1	0	0	0	200Hz
1	0	0	1	400Hz
1	0	1	0	800Hz
1	0	1	1	1600Hz
1	1	0	0	1600Hz
1	1	0	1	1600Hz
1	1	1	0	1600Hz
1	1	1	1	1600Hz

# AUX\_I2C\_SAD2

Read/Write that should be used to store the SAD for auxiliary I2C device 2.

R/W	R/W							
SAD2_6	SAD2_5	SAD2_4	SAD2_3	SAD2_2	SAD2_1	SAD2_0	-	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x58h	



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

# AUX\_I2C\_REG2

Read/Write that should be used to store the starting data register address for auxiliary I<sup>2</sup>C device 2.

R/W	R/W							
REG2_7	REG2_6	REG2_5	REG2_4	REG2_3	REG2_2	REG2_1	REG2_0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x59h	

# AUX\_I2C\_CTL2

Register address for enable/disable control register for auxiliary I<sup>2</sup>C device 2.

R/W	R/W							
CNTL2_7	CNTL2_6	CNTL2_5	CNTL2_4	CNTL2_3	CNTL2_2	CNTL2_1	CNTL2_0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x5Ah	

# **AUX I2C BIT2**

Defines bits to toggle in the control register for auxiliary I<sup>2</sup>C device 2.

R/W	R/W							
BIT2_7	BIT2_6	BIT2_5	BIT2_4	BIT2_3	BIT2_2	BIT2_1	BIT2_0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x5Bh	

# AUX\_I2C\_ODR2\_W

Defines register read controls for auxiliary I<sup>2</sup>C device 2.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
								Reset
Reserved	AUX2_D2	AUX2_D1	AUX2_D0	AUX2ODRW3	AUX2ODRW2	AUX2ODRW1	AUX2ODRW0	Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000110
						I <sup>2</sup> C Address:	0x5Ch	



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

AUX2\_D[2:0]: Number of bytes read back via Auxiliary I<sup>2</sup>C bus from device 2

[2]	[1]	[0]	No. of Bytes
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	DNE

AUX20DRW[3:0]: Determines rate at which aux2 output is polled by ASIC in aux2 wake state

[3]	[2]	[1]	[0]	Output Data Rate
0	0	0	0	0.781Hz
0	0	0	1	1.563Hz
0	0	1	0	3.125Hz
0	0	1	1	6.25Hz
0	1	0	0	12.5Hz
0	1	0	1	25Hz
0	1	1	0	50Hz
0	1	1	1	100Hz
1	0	0	0	200Hz
1	0	0	1	400Hz
1	0	1	0	800Hz
1	0	1	1	1600Hz
1	1	0	0	1600Hz
1	1	0	1	1600Hz
1	1	1	0	1600Hz
1	1	1	1	1600Hz



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

# AUX\_I2C\_ODR2\_S

Defines register read controls for auxiliary I<sup>2</sup>C device 2.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
								Reset
Reserved	Reserved	Reserved	Reserved	AUX2ODRS3	AUX2ODRS2	AUX2ODRS1	AUX2ODRS0	Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000110
						I <sup>2</sup> C Address:	0x5Dh	

AUX20DRS[3:0]: Determines rate at which aux2 output is polled by ASIC in aux2 sleep state

[3]	[2]	[1]	[0]	Output Data Rate
0	0	0	0	0.781Hz
0	0	0	1	1.563Hz
0	0	1	0	3.125Hz
0	0	1	1	6.25Hz
0	1	0	0	12.5Hz
0	1	0	1	25Hz
0	1	1	0	50Hz
0	1	1	1	100Hz
1	0	0	0	200Hz
1	0	0	1	400Hz
1	0	1	0	800Hz
1	0	1	1	1600Hz
1	1	0	0	1600Hz
1	1	0	1	1600Hz
1	1	1	0	1600Hz
1	1	1	1	1600Hz

# BUF\_WMITH\_L

Read/write control register that controls the buffer sample threshold.

_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	SMP_TH1	SMP_TH0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reset Value
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x75h		



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

# **BUF\_WMITH\_H**

Read/write control register that controls the buffer sample threshold.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
SMP_TH9	SMP_TH8	SMP_TH7	SMP_TH6	SMP_TH5	SMP_TH4	SMP_TH3	SMP_TH2	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
					I <sup>2</sup> C Address:	0x76h		

**SMP\_TH[9:0] Sample Threshold**; determines the number of data packets (ODR cycles) in a watermark interrupt in FIFO, Stream, FILO, or TRIGGER mode.

#### **BUF TRIGTH L**

Read/write control register that controls the buffer sample threshold.

R/W	R/W							
TRIG_TH1	TRIG_TH0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
		_	_	_		I <sup>2</sup> C Address:	0x77h	

# **BUF\_TRIGTH\_H**

Read/write control register that controls the buffer sample threshold.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TRIG_TH9	TRIG_TH8	TRIG_TH7	TRIG_TH6	TRIG_TH5	TRIG_TH4	TRIG_TH3	TRIG_TH2	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
					I <sup>2</sup> C Address:	0x78h		

**TRIG\_TH[9:0] Trigger Threshold**; determines the number of data packets (ODR cycles) that will trigger an interrupt in Trigger mode.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

## **BUF CTL2**

Read/write control register that controls sample buffer input in wake mode.

_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		BUF_TEMP_	BUF_ACC_	BUF_ACC_	BUF_ACC_	BUF_GYR_	BUF_GYR_	BUF_GYR_	Reset
	Reserved	W	W_X	W_Y	W_Z	W_X	W_Y	W_Z	Value
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
							I <sup>2</sup> C Address:	0x79h	

**BUF\_TEMP\_W** controls the Temperature input into the sample buffer.  $BUF_TEMP_W = 0$  – Temperature data is not input into the sample buffer  $BUF_TEMP_W = 1$  – Temperature data is input into the sample buffer

**BUF\_ACC\_W[XYZ]** controls the Accelerometer axis input into the sample buffer.  $BUF\_ACC\_W = 0$  – Accelerometer data is not input into the sample buffer  $BUF\_ACC\_W = 1$  – Accelerometer data is input into the sample buffer

**BUF\_GYR\_W[XYZ]** controls the Gyroscope axis input into the sample buffer.  $BUF_GYR_W = 0$  – Gyroscope data is not input into the sample buffer  $BUF_GYR_W = 1$  – Gyroscope data is input into the sample buffer

#### **BUF CTL3**

Read/write control register that controls sample buffer input in sleep mode.

_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		BUF_TEMP_	BUF_ACC_	BUF_ACC_	BUF_ACC_	BUF_GYR_	BUF_GYR_	BUF_GYR_	
	Reserved	S	S_X	S_Y	S_Z	S_X	S_Y	S_Z	Reset Value
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
							I <sup>2</sup> C Address:	0x7Ah	

BUF\_TEMP\_S controls the Temperature input into the sample buffer.

BUF\_TEMP\_S = 0 - Temperature data is not input into the sample buffer

BUF\_TEMP\_S= 1 - Temperature data is input into the sample buffer

**BUF\_ACC\_S[XYZ]** controls the Accelerometer axis input into the sample buffer.  $BUF_ACC_S = 0$  – Accelerometer data is not input into the sample buffer  $BUF_ACC_S = 1$  – Accelerometer data is input into the sample buffer

**BUF\_GYR\_S[XYZ]** controls the Gyroscope axis input into the sample buffer.  $BUF_GYR_S = 0$  – Gyroscope data is not input into the sample buffer  $BUF_GYR_S = 1$  – Gyroscope data is input into the sample buffer



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

## **BUF CTL4**

Read/write control register that controls aux1 and aux2 buffer input.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reserved	Reserved	Reserved	Reserved	BUF_AUX2_S	BUF_AUX1_S	BUF_AUX2_W	BUF_AUX1_W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x7Bh	

**BUF\_AUX2\_S** controls the aux2 input into the sample buffer in sleep mode.  $BUF_AUX2_S = 0 - aux2$  data is not input into the sample buffer  $BUF_AUX2_S = 1 - aux2$  data is input into the sample buffer

**BUF\_AUX1\_S** controls the aux1 axis input into the sample buffer in sleep mode.  $BUF_AUX1_S = 0$  – aux1 data is not input into the sample buffer  $BUF_AUX1_S = 1$  – aux1 data is input into the sample buffer

**BUF\_AUX2\_W** controls the aux2 input into the sample buffer in wake mode.  $BUF_AUX2_W = 0 - aux2$  data is not input into the sample buffer  $BUF_AUX2_W = 1 - aux2$  data is input into the sample buffer

**BUF\_AUX1\_W** controls the aux1 axis input into the sample buffer in wake mode.  $BUF_AUX1_W = 0 - aux1$  data is not input into the sample buffer  $BUF_AUX1_W = 1 - aux1$  data is input into the sample buffer

### **BUF EN**

Read/write control register that controls sample buffer operation.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
BUFE	Reserved	Reserved	Reserved	BUF_SYM1	BUF_SYM0	BUF_M1	BUF_M0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
						I <sup>2</sup> C Address:	0x7Ch	

**BUFE** – controls activation of the sample buffer.

BUFE = 0 - sample buffer inactive

BUFE = 1 - sample buffer active



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

## BUF\_SYM1, BUF\_SYM0 - Symbol mode select.

BUF_SYM1	BUF_SYM0	Description
0	0	Symbol mode disabled. ASIC does not insert symbols into buffer output data stream.
0	1	Single symbol mode enabled. ASIC inserts x8000 between complete data sets whenever wake/sleep mode changes. ASIC replaces x8000 in gyroscope, accelerometer and die temp data with x8001 codes.
1	0	Dual symbol mode enables. ASIC inserts x8000 between complete data sets to indicate wake-to-sleep transitions, and x8001 to indicate sleep-to-wake transitions. Symbols are only inserted when wake/sleep state changes. ASIC replaces x8000 and x8001 gyroscope, accelerometer, and die temperature output data codes with x8002.
1	1	Dual symbol mode for every frame. ASIC inserts x8000 or x8001 symbols between every complete data set (frame) according to the current wake/sleep state.

## BUF\_M1, BUF\_M0 selects the operating mode of the sample buffer.

BUF_M1	BUF_M0	Mode	Description
0	0	FIFO	The buffer collects 1024 bytes of data until full, collecting new data only when the buffer is not full.
0	1	Stream	The buffer holds the last 1024 bytes of data. Once the buffer is full, the oldest data is discarded to make room for newer data.
1	0	Trigger	When a trigger event occurs (logic high input on TRIG pin), the buffer holds the last data set of SMP[6:0] samples before the trigger event and then continues to collect data until full. New data is collected only when the buffer is not full.
1	1	FILO	The buffer holds the last 1024 bytes of data. Once the buffer is full, the oldest data is discarded to make room for newer data. Reading from the buffer in this mode will return the most recent data first.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

### **BUF STATUS**

This register reports the status of the sample buffer trigger function.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BUF_TRIG	0	0	0	0	0	0	0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	•		•			I <sup>2</sup> C Address:	0x7Dh

**BUF\_TRIG** reports the status of the buffer's trigger function if this mode has been selected.

When using trigger mode, a buffer read should only be performed after a trigger event.

#### **BUF CLEAR**

Latched buffer status information and the entire sample buffer are cleared when any data is written to this register.

R/W	R/W						
X	X	X	X	X	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
						I <sup>2</sup> C Address:	0x7Eh

## **BUF\_READ**

Data from the buffer should be read using a single SAD+R command. The auto-increment feature of the buffer will continue to increment the read pointer to the next data in the buffer until the specified number of bytes is read. Output data is in 2's Complement format.

R	R	R	R	R	R	R	R
X	X	X	X	X	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
						I <sup>2</sup> C Address:	0x7Fh



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

## Sample Buffer Feature Description

The 1024 byte sample buffer feature of the KXG03 accumulates and outputs data based on how it is configured. There are 4 buffer modes available. Data is collected at the ODR specified by the corresponding Wake and Sleep mode registers. Each buffer mode accumulates data, reports data, and interacts with status indicators in a slightly different way.

### **FIFO Mode**

#### **Data Accumulation**

Sample collection stops when the buffer is full.

### **Data Reporting**

Data is reported with the <u>oldest</u> byte of the <u>oldest</u> sample first (X\_L or X based on resolution).

### **Status Indicators**

A watermark interrupt occurs when the number of samples in the buffer reaches the Sample Threshold. The watermark interrupt stays active until the buffer contains less than this number of samples. This can be accomplished through clearing the buffer or reading greater than SMPX.

#### BUF RES=0:

 $SMPX = SMP_LEV[9:0] - SMP_TH[9:0]$ 

**Equation 5:** Samples above Sample Threshold

## **Stream Mode**

#### **Data Accumulation**

Sample collection continues when the buffer is full; older data is discarded to make room for newer data.

#### **Data Reporting**

Data is reported with the <u>oldest</u> sample first (uses FIFO read pointer).

#### Status Indicators

A watermark interrupt occurs when the number of samples in the buffer reaches the Sample Threshold. The watermark interrupt stays active until the buffer contains less than this number of samples. This can be accomplished through clearing the buffer or explicitly reading greater than SMPX samples (calculated with Equation 5).



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

## **Trigger Mode**

### **Data Accumulation**

When a logic high signal occurs on the TRIG pin, the trigger event is asserted and TRIG[9:0] samples prior to the event are retained. Sample collection continues until the buffer is full.

### **Data Reporting**

Data is reported with the oldest sample first (uses FIFO read pointer).

### Status Indicators

When a physical interrupt occurs and there are at least TRIG[9:0] samples in the buffer, BUF\_TRIG in BUF\_STATUS is asserted.

#### **FILO Mode**

## **Data Accumulation**

Sample collection continues when the buffer is full; older data is discarded to make room for newer data.

## **Data Reporting**

Data is reported with the <u>newest</u> byte of the <u>newest</u> sample first (Z\_H or Z based on resolution).

## **Status Indicators**

A watermark interrupt occurs when the number of samples in the buffer reaches the Sample Threshold. The watermark interrupt stays active until the buffer contains less than this number of samples. This can be accomplished through clearing the buffer or explicitly reading greater than SMPX samples (calculated with Equation 5).

### **Buffer Operation**

The following diagrams illustrate the operation of the buffer conceptually. Actual physical implementation has been abstracted to offer a simplified explanation of how the different buffer modes operate. Figure 8 represents a high-resolution 3-axis sample within the buffer. Figure 9 through Figure 17 represent a 10-sample version of the buffer (for simplicity), with Sample Threshold set to 8.

Regardless of the selected mode, the buffer fills sequentially, one byte at a time. Figure 8 shows one 6-byte data sample. Note the location of the FILO read pointer versus that of the FIFO read pointer.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

	Index	Byte	
	0	X_L	← FIFO read pointer
	1	X_H	
	2	Y_L	
	3	Y_H	
	4	Z_L	
	5	Z_H	← FILO read pointer
buffer write pointer→	6		

Figure 8: One Buffer Sample

Regardless of the selected mode, the buffer fills sequentially, one sample at a time. Note in Figure 9 the location of the FILO read pointer versus that of the FIFO read pointer. The buffer write pointer shows where the next sample will be written to the buffer.




Figure 9: Buffer Filling



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

The buffer continues to fill sequentially until the Sample Threshold is reached. Note in Figure 10 the location of the FILO read pointer versus that of the FIFO read pointer.




Figure 10: Buffer Approaching Sample Threshold

In FIFO, Stream, and FILO modes, a watermark interrupt is issued when the number of samples in the buffer reaches the Sample Threshold. In trigger mode, this is the point where the oldest data in the buffer is discarded to make room for newer data.

	Index	Sample	
	0	Data0	← FIFO read pointer
	1	Data1	
	2	Data2	
	3	Data3	
	4	Data4	
	5	Data5	
	6	Data6	
	7	Data7	← Sample Threshold/FILO read pointer
buffer write pointer →	8		
	9		

Figure 11: Buffer at Sample Threshold



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

In trigger mode, data is accumulated in the buffer sequentially until the Trigger Threshold is reached. Once the Trigger Threshold is reached, the oldest samples are discarded when new samples are collected. Note in Figure 12 how Data0 was thrown out to make room for Data8.




Figure 12: Additional Data Prior to Trigger Event

After a trigger event occurs, the buffer no longer discards the oldest samples, and instead begins accumulating samples sequentially until full. The buffer then stops collecting samples, as seen in Figure 13. This results in the buffer holding TRIG\_TH[9:0] samples prior to the trigger event, and TRIGX samples after the trigger event.

Index	Sample	
0	Data1	← Trigger read pointer
1	Data2	
2	Data3	
3	Data4	
4	Data5	
5	Data6	
6	Data7	
7	Data8	← Trigger Threshold
8	Data9	
9	Data10	

Figure 13: Additional Data after Trigger Event



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

In FIFO, Stream, FILO, and Trigger (after a trigger event has occurred) modes, the buffer continues filling sequentially after the Sample Threshold is reached. Sample accumulation after the buffer is full depends on the selected operation mode. FIFO and Trigger modes stop accumulating samples when the buffer is full, and Stream and FILO modes begin discarding the oldest data when new samples are accumulated.

Index	Sample	
0	Data0	← FIFO read pointer
1	Data1	
2	Data2	
3	Data3	
4	Data4	
5	Data5	
6	Data6	
7	Data7	← Sample Threshold
8	Data8	
9	Data9	← FILO read pointer

Figure 14: Buffer Full

After the buffer has been filled in FILO or Stream mode, the oldest samples are discarded when new samples are collected. Note in Figure 15 how Data0 was thrown out to make room for Data10.

Index	Sample	
0	Data1	← FIFO read pointer
1	Data2	
2	Data3	
3	Data4	
4	Data5	
5	Data6	
6	Data7	
7	Data8	← Sample Threshold
8	Data9	
9	Data10	← FILO read pointer

**Figure 15:** Buffer Full – Additional Sample Accumulation in Stream or FILO Mode In FIFO, Stream, or Trigger mode, reading one sample from the buffer will remove the oldest sample and effectively shift the entire buffer contents up, as seen in Figure 16.



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16




Figure 16: FIFO Read from Full Buffer

In FILO mode, reading one sample from the buffer will remove the newest sample and leave the older samples untouched, as seen in Figure 17.

			1
	Index	Sample	
	0	Data0	← FIFO read pointer
	1	Data1	
	2	Data2	
	3	Data3	
	4	Data4	
	5	Data5	
	6	Data6	
	7	Data7	← Sample Threshold
	8	Data8	← FILO read pointer
buffer write pointer $\rightarrow$	9		

Figure 17: FILO Read from Full Buffer



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

## **Notice**

## **Precaution on using KIONIX Products**

1. Our Products are designed and manufactured for application in ordinary electronic equipment (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the KIONIX sales representative in advance. Unless otherwise agreed in writing by KIONIX in advance, KIONIX shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any KIONIX's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASSⅢ	CLASSⅢ	CLASS II b	CLASSⅢ
CLASSIV	CLASSIII	CLASSⅢ	CLASSIII

- 2. KIONIX designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - a) Installation of protection circuits or other protective devices to improve system safety
  - b) Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, KIONIX shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any KIONIX's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc., prior to use, must be necessary:
  - a) Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - b) Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - d) Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - e) Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - f) Sealing or coating our Products with resin or other coating materials
  - g) Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - h) Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- Please verify and confirm characteristics of the final or mounted products in using the Products.



PART NUMBER:

KXG03

Rev. 1.0

22-Jun-16

- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. Is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. KIONIX shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## **Precaution for Mounting / Circuit board design**

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the KIONIX representative in advance.

For details, please refer to KIONIX Mounting specification.

## **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. KIONIX shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - a) the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - b) the temperature or humidity exceeds those recommended by KIONIX
  - c) the Products are exposed to direct sunshine or condensation
  - d) the Products are exposed to high Electrostatic
- 2. Even under KIONIX recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.

36 Thornwood Dr. – Ithaca, NY 14850 tel: 607-257-1080 – fax:607-257-1146 www.kionix.com - info@kionix.com



**PART NUMBER:** 

KXG03

Rev. 1.0

22-Jun-16

4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

5.

### **Precaution for Product Label**

QR code printed on KIONIX Products label is for KIONIX's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

## **Precaution for Foreign Exchange and Foreign Trade act**

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with KIONIX representative in case of export.

## **Precaution Regarding Intellectual Property Rights**

- All information and data including but not limited to application example contained in this document is for reference only. KIONIX does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. KIONIX shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of KIONIX or any third parties with respect to the information contained in this document.

### Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of KIONIX.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of KIONIX.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of KIONIX, its affiliated companies or third parties.

#### **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. KIONIX shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any KIONIX's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using KIONIX's Products, please confirm the latest information with a KIONIX sales representative.
- 3. The information contained in this document is provided on an "as is" basis and KIONIX does not warrant that all information contained in this document is accurate and/or error-free. KIONIX shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.



PART NUMBER:

KXG03

**Rev. 1.0** 

22-Jun-16

## **Revision History**

REVISION	DESCRIPTION	DATE
1.0	Initial release	22 Jun 2016

"Kionix" is a registered trademark of Kionix, Inc. Products described herein are protected by patents issued or pending. No license is granted by implication or otherwise under any patent or other rights of Kionix. The information contained herein is believed to be accurate and reliable but is not guaranteed. Kionix does not assume responsibility for its use or distribution. Kionix also reserves the right to change product specifications or discontinue this product at any time without prior notice. This publication supersedes and replaces all information previously supplied.