

Sheet 2 of 11 page 1 upper





		1		Ι.	-	100
16	17		19		21	22
45	48	81	83	DS	-	+

U48

SRAM 8k X 8

MEMDIR=

sheet 2 of 11 page 3 upper

SRAM 8k X 8


MEMDIR=

uP_addr[1]

uP_addr[2] uP_addr[3] 10

9







uP_addr[1] uP_addr[2] uP_addr[3]

29 30 32	2 22	38	43	1 01/11		2 1000 000	A T A		
	30	٥٤	33	38	43	SYM	REVISIONS	APPROVED	DATE
						A	AS ISSUED	JS	


sheet 2911 Page 4 upper






Buff_rd_ O Pg 1


sheet Zofll page 1 lower




sheet 2 of 11 page 2 lower



```
Parts on this schematic:
C37, 45, 254, 270, 282, 2
CR30, 34
J6, 7
R247, 278, 301, 432, 433,
RP6.1-.16, 13.2-.4, .7-.8
U30.1-2, 33, 35, 36, 38,
Power & Ground connection
  U30,33,35 U36,38 U41
+5V
     14
               20
                    14,5
       7
GND
               10
                    16,1
                    56,5
```





> Page 4 Lower Sheet 2911

JIM STRINGER AWN BY GINEER	6/27/91 DATE	PROCESSOR &			HEWLETT PACKARD	
_EASE TO PROD.		TITLE	MEMORY		PART NUMBER	
PERSEDES DWG.		SCALE	SHEET 2 0	F 11	D-54600-66501-3	