Peter Pettino CSE 3666 30 March, 2024

## Homework 6

1)

1)	a day aga as a fefundas	
-1)	0x00400200: 0x FE542023	
	TERMO AND	
	FE542023	
	[11] 1110 0101 0100 0010 0000 0010 0011 [mm[]1:57 rs2 rs] funct3 [mm[]4:0] opcod	de
	1111111 00101 01000 010 00000 01000	
	3043000	
	00400100	0000
	0000 0000 0100 0000 0000 0010 0000	0000
	1911 1111 1111 1111 1111 1111 11110	
	0000 0000 0100 0000 0000 0001 3110	0000
	=06400TE0	
	OHOHOHOPPOROGET STATE	
	opeode: 0100011	
	rs1:01000	
	(52:0010)	
	rd: 00000	
	immediate: Ox FFFFFEO	
	ALUOperation: Ob00 10	
	Brach Target: 0x 00 4001FO	
	PCSrc: O	
	Nex+ PC:0x00400204	


- opcode given by Instruction[6, 0]
- rs1 given by Instruction[15, 19]
- rs2 given by Instruction[20, 24]
- rd given by Instruction[7, 11], however since sw is an S-type instruction, it does not have an rd
- Immediate given by the concatenation of Instruction[31, 25] and Instruction[7, 11] in addition to the sign extension in the front

- ALUOperation given by this table:


Operation	ALUOp	funct7	funct3	ALU operation	ALU function
Load/store	00	XXX XXXX	XXX	0010	add
branch	01	XXX XXXX	XXX	0110	subtract
R-type	10	000 0000	000	0010	add
R-type	10	010 0000	000	0110	subtract
R-type	10	000 0000	111	0000	and
R-type	10	000 0000	110	0001	or

- BranchTarget calculated by addition of immediate (0xFFFFFE0) and current address (0x00400200)
- PCSrc is 0 since instruction is not a branch operation
- NextPC is PC (0x00400200) + 4

10	4/1 1 14 1 1
2)	What is the value to be stored in PC?
	0640033C
	+00000004
	00400340
	The value to be stored in PC will be incremented by
	The value to be stoled in the will be statemented by
	4 (0x00400340), as expected pointing to the next
	instruction
	11 11 11 10
	How is the register file changed?
(,	
	+09AB000C
	OGABFFFC
	The register file mill be changed as expected with the sum (OX O9ABFFFC) stored in register x4
	Sum (OX 09ABFFFC) stored in register x4
	And how is the data memory changed?
	Since Membrite=1, dota, stured in x16 (0x09ABOOOC)
	will be written to the date memory address specified
	by the sum (0x09ABFFFE). This change to the
	data memory is incorrect and unintended as the
	instruction is an addition of the land of the
	instruction is an addition repeation and should not
	modify data memory.
	1. 11 1
	Are these changes correct?
	In summary, the changes to PC and the register file are
	correct but data memory is nistalsenly changed
	as explained above.



The target address for JAL is computed by the addition of PC and the immediate from immGen while the target address for JALR is computed by the addition of ReadData1 and the immediate. The select signal of MUX4 is generated through the signal of JR from the control module. If JR is 1 ReadData1 will be passed through, however if JR is 0 PC will pass through.



In order to generate the select signal of the newly added MUX it must come from the J signal of the control module. If the instruction is either JAL or JALR, J will be 1 thus PC4 will be passed through as that is the data that should be written, otherwise ALUResult will be passed through.

2)	Inst.	ALUSIC	Memto	Hotel	Mem	Wite	Branch	5 JB
	Tal	×	O	1	0	0	0	1/0
	Tole	X	0	1	0	0	0 1	111