



GPU Teaching Kit

Accelerated Computing



Lecture 6.2 – Performance Considerations

Memory Coalescing in CUDA

Objective


- To learn that memory coalescing is important for effectively utilizing memory bandwidth in CUDA
 - Its origin in DRAM burst
 - Checking if a CUDA memory access is coalesced
 - Techniques for improving memory coalescing in CUDA code

DRAM Burst – A System View




- Each address space is partitioned into burst sections
 - Whenever a location is accessed, all other locations in the same section are also delivered to the processor
- Basic example: a 16-byte address space, 4-byte burst sections
 - In practice, we have at least 4GB address space, burst section sizes of 128-bytes or more

Memory Coalescing




- When all threads of a warp execute a load instruction, if all accessed locations fall into the same burst section, only one DRAM request will be made and the access is fully coalesced.

Un-coalesced Accesses




- When the accessed locations spread across burst section boundaries:
 - Coalescing fails
 - Multiple DRAM requests are made
 - The access is not fully coalesced.
- Some of the bytes accessed and transferred are not used by the threads

A 2D Array in Linear Memory Space



Access Patterns of Basic Matrix Multiplication



A Accesses are Not Coalesced

1st burst

thread 0
thread 1

2nd burst

HEIGHT

WIDTH

A

thread 0

thread 1

B

thread 0

thread 1

AxB=C



All threads load data from different burst sections of A at $i = 0$




1st burst from A




2nd burst from A

A Accesses are Not Coalesced




All threads load data from different burst sections of A at $i = 0$

B Accesses are Coalesced



All threads load data from a single burst section of B at $i = 0$

B accesses are coalesced




All threads load data from a single burst section of B at $i = 0$

How to judge if an access is coalesced?

- Accesses in a warp are to consecutive locations if the index in an array access is in the form of
 - $A[(\text{term independent of threadIdx.x}) + \text{threadIdx.x}]$;
- Example:
 - $A[\text{blockIdx.x} * \text{blockDim.x} + \text{threadIdx.x}]$

How to judge if an access is coalesced?



Consider that i is the loop counter in the inner product loop of the kernel code. The equivalent GPU indexing code would be:

Row = blockIdx.y*blockDim.y + threadIdx.y

$A[\text{Row}*n+i] = A[(\text{blockIdx.y} * \text{blockDim.y})*n + \text{threadIdx.y}*n + i]$

Not coalesced

Col = blockIdx.x*blockDim.x + threadIdx.x

$B[i*k+\text{Col}] = B[i*k + (\text{blockIdx.x} * \text{blockDim.x})*k + \text{threadIdx.x}]$

Coalesced