

# Peter W. Deutsch

Cambridge – Massachusetts

📞 +1 (617) 230 1114 • 📩 pwd@mit.edu • 💬 pwdeutsch

## Education

### Massachusetts Institute of Technology

*PhD Student, Electrical Engineering and Computer Science*

2022 – Present

Doctoral Supervisor: Prof. Mengjia Yan

### Massachusetts Institute of Technology

*Master of Science, Electrical Engineering and Computer Science*

2020 – 2022

Thesis: Mitigating Memory Controller Side-Channels

Masters Supervisor: Prof. Mengjia Yan

### University of British Columbia

*Bachelor of Applied Science, Computer Engineering*

2014 – 2020

Undergraduate Supervisors: Prof. Mieszko Lis & Prof. Prashant Nair

## Publications

Peter W. Deutsch, Harish D. Dixit, Gautham Vunnam, Carl Moran, Eleanor Ozer, and Sriram Sankar. PinDrop: Breaking the silence on SDCs in a large-scale fleet. In *Proceedings of the 32nd IEEE International Symposium on High-Performance Computer Architecture (HPCA)*, 2026.

Peter W. Deutsch\*, Vincent Quentin Ulitzsch\*, Sudhanva Gurumurthi, Vilas Sridharan, Joel Emer, and Mengjia Yan. DelayAVF: Calculating architectural vulnerability factors for delay faults. In *Proceedings of the 57th IEEE/ACM International Symposium on Microarchitecture (MICRO)*, 2024.

Peter W. Deutsch, Weon Taek Na, Thomas Bourgeat, Joel S Emer, and Mengjia Yan. Metior: A comprehensive model to evaluate obfuscating side-channel defense schemes. In *Proceedings of the 50th Annual International Symposium on Computer Architecture (ISCA)*, pages 1–16, 2023.

Peter W. Deutsch\*, Yuheng Yang\*, Thomas Bourgeat, Jules Drean, Joel S Emer, and Mengjia Yan. DAGguise: Mitigating memory controller side-channels. In *Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, pages 329–343, 2022.

Oliver Willers, Christopher Huth, Jorge Guajardo, Helmut Seidel, and Peter Deutsch. On the feasibility of deriving cryptographic keys from MEMS sensors. *Journal of Cryptographic Engineering*, 10(1):67–83, 2020.

## Invited Talks

**Machine Learning Accelerator Reliability: Assessing Faults During Training**  
Advanced Micro Devices (AMD) - Architecting for Marginal Defects Working Group

May 2025

**DelayAVF: Calculating Architectural Vulnerability Factors for Delay Faults**  
Advanced Micro Devices (AMD) - Architecting for Marginal Defects Working Group

May 2024

<b>Increasing Architectural Resilience to Small Delay Faults</b> <i>MIT AI Hardware Program Symposium</i>	May 2024
<b>Strengthening Hardware Security in the Age of AI</b> <i>MIT CSAIL/UK GHQ Delegation</i>	Sept. 2023
<b>Modelling Obfuscating Side-Channel Defense Schemes</b> <i>Carnegie Mellon University - Special Topics in Hardware Security (17-715)</i>	Sept. 2023

## Academic Service

---

<b>IEEE International Symposium on High-Performance Computer Architecture (HPCA) 2025</b> <i>External Review Committee Member</i>	
<b>IEEE Transactions on Computers – Special Issue on Hardware Security</b> <i>Reviewer</i>	2022

## Work Experience

---

### Research & Academic

<b>Meta</b> <i>PhD Intern</i>	<b>Sunnyvale, CA</b> 2025
<ul style="list-style-type: none"> <li>Analyzed long-term silent data corruption (SDC) behaviours across Meta's CPU fleet.</li> <li>Developed reliability forecasting models for hyper-scale computing platforms, helping to scale up next-generation LLM training.</li> </ul>	

<b>Advanced Micro Devices (AMD)</b> <i>PhD Intern</i>	<b>Austin, TX</b> 2024
<ul style="list-style-type: none"> <li>Applied my prior research (DelayAVF) to assess the potential reliability impacts of small delay faults in next-generation AMD products.</li> <li>Substantially expanded upon the existing open-source DelayAVF infrastructure to facilitate the reliability assessment of large out-of-order CPUs.</li> </ul>	

<b>Massachusetts Institute of Technology</b> <i>Teaching Assistant/Lab Assignment Developer</i>	<b>Cambridge, MA</b> 2022 – 2024
<ul style="list-style-type: none"> <li>Assisted in the development and deployment of lab assignments for MIT's Secure Hardware Design course.</li> <li>Developed an assignment which guides students through performing and characterizing Rowhammer attacks on commodity hardware.</li> </ul>	

<b>University of British Columbia</b> <i>Undergraduate Research Student</i>	<b>Vancouver, Canada</b> 2019 – 2020
<ul style="list-style-type: none"> <li>Investigated methods to detect and mitigate speculative execution attacks which utilize cache and DRAM side-channels (ex. Spectre/Meltdown).</li> <li>Replicated attacks, benchmarked prior work, and explored new mitigations using SPEC CPU 2017 and gem5.</li> </ul>	

<b>Bosch Corporate Research</b> <i>Microsystems Engineering Student</i>	<b>Stuttgart, Germany</b> 2017
<ul style="list-style-type: none"> <li>Researched the use of MEMS gyroscopes as Physical Unclonable Functions (PUFs), facilitating reliable secret key generation in IoT devices.</li> <li>Helped to devise and evaluate entropy extraction schemes to generate cryptographically secure keys from highly correlated device features.</li> </ul>	

<b>University of British Columbia</b>	<b>Vancouver, Canada</b>
<i>Undergraduate Teaching Assistant</i>	<i>2016 – 2020</i>
<ul style="list-style-type: none"> <li>Conveyed Verilog-focused digital design content to hundreds of second and third-year undergraduate students.</li> <li>Taught CPEN 211 (Introduction to Microcomputers), CPEN 311 (Digital Systems Design), and CPEN 391 (Computer Engineering Design Studio II).</li> </ul>	
<i>Industry.....</i>	

<b>Intel Corporation</b>	<b>Vancouver, Canada</b>
<i>Verification Engineer Intern</i>	<i>2018 – 2019</i>
<ul style="list-style-type: none"> <li>Verified system controller ASICs for Intel NAND devices using SystemVerilog and the Universal Verification Methodology (UVM).</li> <li>Designed end-to-end traffic tests to confirm compliance to internal architecture requirements and flash interface specifications, ensuring that comprehensive code coverage was achieved.</li> </ul>	
<i>Microsemi (Microchip)</i>	
<i>Product Design Engineer Intern</i>	<i>Vancouver, Canada 2017</i>
<ul style="list-style-type: none"> <li>Designed and verified top-level RTL glue logic (SystemVerilog &amp; VHDL) for SAS/SATA RAID controllers.</li> <li>Implemented appropriate pipelining and clock-domain-crossing synchronization strategies, ensuring that timing closure and MTBF thresholds were met.</li> </ul>	

## Awards

---

<i>Graduate.....</i>	
<b>IEEE Micro Top Picks Honourable Mention (DelayAVF)</b>	<b>2025</b>
<i>Awarded to papers deemed the most significant in computer architecture research in 2024</i>	
<b>Google Research Scholar Grant</b>	<b>2023</b>
<i>Topic: Leveraging Accessible Signals for the Efficient Discovery of Corrupt Execution Errors</i>	
<b>Advanced Television and Signal Processing Fellowship</b>	<b>2020</b>
<i>Awarded on the recommendation of the Department Head of EECS</i>	
<i>Undergraduate.....</i>	
<b>Dean's Prize for Academic Excellence in Engineering</b>	<b>2020</b>
<i>Awarded to the head of the graduating undergraduate class in Applied Science</i>	
<b>ECE Capstone Faculty Award</b>	<b>2020</b>
<i>Presented to the top ECE Capstone (final year) project teams in 2020</i>	
<b>NSERC Undergraduate Student Research Award</b>	<b>2019</b>
<i>Awarded on the recommendation of the Faculty of Applied Science</i>	
<b>Trek Excellence Scholarship for Continuing Students</b>	<b>2015, 2016, 2017, 2019</b>
<i>Awarded to students in the top 5% of their program</i>	
<b>PMC-Sierra Founders Award in Electrical and Computer Engineering</b>	<b>2019</b>
<i>Awarded on the recommendation of the Department Head of Computer Engineering</i>	
<b>Elizabeth and Leslie Gould Scholarship in Engineering</b>	<b>2019</b>
<i>Awarded on the recommendation of the Faculty of Applied Science</i>	
<b>J Fred Muir Memorial Scholarship in Engineering</b>	<b>2017</b>
<i>Awarded on the recommendation of the Faculty of Applied Science</i>	

**J K Zee Memorial Scholarship****2016***Awarded on the recommendation of the Faculty of Applied Science***Volunteerism****MIT Graduate Application Assistance Program****Cambridge, MA***Treasurer/Graduate Student Volunteer**2021 – Present*

- Worked with underrepresented MIT PhD applicants, providing advice and detailed feedback on personal and research statements.
- Coordinated finances for the program, raising funds to provide fee waivers for underprivileged applicants.

**BC COVID-19 3D Printing Group (BCC3D)****Vancouver, Canada***Printing / Distribution Volunteer**2020*

- Personally manufactured 300+ 3D printed face shield visors and 'ear savers' for use at hospitals and clinics.
- Inspected, sanitized, and packed 10,000+ articles of PPE produced by local volunteers.