

Experiment 9: Design and Implement a Synchronous BCD Counter with J-K flip-flops

Peter Dranishnikov

U0000005258

EEL3702C Section 04

Professor: Dr. Balasubramaniyan Chandrasekaran

Experiment No. 9: Design and Implement a Synchronous BCD Counter with J-K flip-flops

Objective:

After successfully completing this experiment, you will be able to

1. Develop the excitation of of BCD counter
2. Design a synchronous BCD counter
3. Know how to generate clock signal using clock
4. Analyze and verify the correctness of your BCD counter

Experimental Equipment:

1. 74LS32 TTL Logic (OR gate)
2. 74LS04 TTL Logic (NOT gate)
3. 74LS08 TTL logic (AND gate)
4. 74LS76 J-K flip-flop
5. Clock generator
6. Electrical wires
7. Breadboard
8. Power Supply (+5V)
9. Light Emitting Diode (LED)

Methods/ Procedures:

1. From the specification of the problem, develop the excitation table of BCD counter. Therefore, you need to know the excitation table of J-K flip-flop first.
2. Find out the inputs of J-K flip-flop using K-map.
3. Design BCD counter using J-K flip-flops
4. Implement the BCD counter in breadboard and verify the correctness of your design.

T_a	K_a	T_b	K_b	T_c	K_c	T_D	K_D	repr. dec. trans.
0	x	0	x	0	x	1	x	$0 \rightarrow 2$
0	x	0	x	1	x	x	1	$1 \rightarrow 2$
0	x	0	x	x	0	1	x	$2 \rightarrow 3$
0	x	1	x	x	1	x	1	$3 \rightarrow 4$
0	x	x	0	0	x	1	x	$4 \rightarrow 5$
0	x	x	0	1 x	x	1	x	$5 \rightarrow 6$
0	x	x	0	x	0	1	x	$6 \rightarrow 7$
1	x	x	1	x	1	x	1	$7 \rightarrow 8$
x	0	0	x	0	x	1	x	$8 \rightarrow 9$
x	1	0	x	0	x	x	1	$9 \rightarrow 0$

$T_a = Q_c Q_D$

0	0	0	0
0	0	1	0
x	x	x	x
x	x	x	x

$$T_a = Q_B Q_c Q_D$$

K_a

x	x	x	x
x	x	x	x
x	x	x	x
0	1	x	x

$T_B = Q_c Q_D$

0	0	1	0
x	x	x	x
x	x	x	x
0	0	x	x

$K_b = Q_c Q_D$


x	x	x	x
0	0	1	0
x	x	x	x
x	x	x	x


$T_c = Q_a Q_D$

0	1	x	x
0	1	x	x
x	x	x	x
0	0	x	x

$K_a = Q_D$
 $K_c = Q_c Q_D$

x	x	x	x
x	x	1	0
x	x	1	0
x	x	x	x
x	x	x	x





Results and Discussion:

Initially, the SN74LS76 IC was planned for use. However, supply constraints required use of the SN74LS73 IC as the J-K flip-flop. Additionally, the 555 timer used for the clock signal generator was initially tuned (schematic not shown) to 500 hz. However, it was nearly impossible to determine the correct sequence of the BCD output due to the LED switching quickly from the fast flip-flops and gate logic per clock cycle. Multiplying the capacitance by 10 and increasing the resistance between the discharge and the threshold/trigger pins to 2 M Ω .

Conclusion:

It is possible to design and construct a sequential circuit representing a finite state machine by determining the excitation table of the flip-flop(s) in use, applying that table to the full transition state table (modeled after a Moore state machine diagram) using previously-learned combinational design methods (K-maps, Boolean simplification) to determine the combinational logic and circuit between the flip-flop's I/O.

References

Texas Instruments. (1988, March). *SN74LS73*. Retrieved from <http://www.ti.com/lit/ds/symlink/sn74ls73a.pdf>

Texas Instruments. (2015, January). *LM555*. Retrieved from <http://www.ti.com/lit/ds/symlink/lm555.pdf>

EEL3702C
Lab Check off Sheet

Please bring a print out of this sheet before demonstrating your working circuit. Attach this check off sheet with the Lab report.

Note: Lab check off sheet should be signed by the Instructor or TA. Lab reports without the check off sheet will not receive credit.

Name: Peter Branishnikov
Section: 04
Experiment: 9

Lab Demonstration Comments:

All works.

Signature of Instructor/TA:

Date:



Appendix

