
专题18-网卡搭建新通道

一、网卡工作原理

1.1、网络模型


1.1.1、OSI七层模型

OSI(Open System Interconnection), 开放式系统互联参考模型。它把网络协议从逻辑上分为了7层。通过七个层次使不同的系统网络之间实现可靠的通讯。




1.1.2、Linux四层模型


OSI参考模型的过于庞大、复杂招致了许多批评。与此对照,由技术人员自己开发的TCP/IP协议栈获得了更为广泛的应用。





1.2、网卡硬件结构

1.2.1、硬件总体架构












1.2.2、MAC






PHY是物理接口收发器,属于物理层,当它收到MAC过来的数据时,它会去加上校验码,然后按照物理层的规则进行数据编码, 再发送到传输介质上。接收过程则相反






MII:媒体独立接口,"媒体独立"表明MAC一定情况下,任何类型的PHY设备都可以正常工作。

1.3、DM9000工作特性





使用的是XM0CSN1,内存位置为:

#define CONFIG_DRIVER_DM9000 1 /* we have a SMC9115 on-board */


#define CONFIG_DM9000_BASE 0x18000300 /*XMOCSN1*/

#define DM9000_DATA 0x18000304 /*ADDR2*/

#define DM9000_IO CONFIG_DM9000_BASE

#define CONFIG_DM9000_USE_16BIT 1

1.3.2、对外接口



```
3 #include "arp.h"
  7 #define DM9000_IO CONFIG_DM9000_BASE
 8 #define CONFIG_DM9000_USE_16BIT 1
 9 #define DM9000_BASE CONFIG_DM9000_BASE
10 #define DM9000_PPTR (*((volatile unsigned short *)(DM9000_IO)))
11\, \# define \, DM9000\_PDATA \qquad \quad (*((volatile \, unsigned \, short \, *)(DM9000\_DATA)))
13 #define SROM BW
                                                                  (*((volatile unsigned long *)0x70000000))
14 #define SROM BC1
                                                                     (*((volatile unsigned long *)0x70000008))
15
16 /* -----
17 #define DM9000_Tacs (0x0) // 0clk address set-up
18 #define DM9000_Tcos (0x4) // 4clk chip selection set-up
19 #define DM9000_Tacc (0xE) // 14clk access cycle
20 #define DM9000_Tcoh (0x1) // 1clk chip selection hold
21 #define DM9000_Tah (0x4) // 4clk address holding time
22 #define DM9000_Tacp (0x6) // 6clk page mode access cycle
23 #define DM9000_PMC (0x0) // normal(1data)page mode configure
23 #define DM9000_PMC (0x0) // normal(1data)page mode configuration
24 /* ------*/
25
26 #define GPNCON (*((volatile unsigned long *)0x7F008830))
27
28 #define DM9000_ID
                                                                     0x90000A46
29 #define DM9KS REG05
                                                                          (RXCR Discard LongPkt|RXCR Discard CRCPkt)
30 #define DM9KS DISINTR
                                                                       IMR SRAM antoReturn
31
32
33 unsigned char * buffer = &arpbuf;
35 unsigned char host_mac_addr[6] = {0xff, 0xff, 0xff,
 36 unsigned char mac_addr[6] = {9,8,7,6,5,4};
37 / \text{unsigned char host ip addr}[4] = \{10,100,15,99\};
38 / \text{unsigned char ip\_addr}[4] = \{10,100,15,202\};
40 unsigned char host_ip_addr[4] = {192,168,1,100};
41 unsigned char ip_addr[4] = {192,168,1,202};
43 unsigned short packet_len;
44
```

2.1、配置SROM BANK 4 位宽和时序

RESET VALUE REGISTER ADDRESS R/W DESCRIPTION MEM_SYS_CFG 0x7E00_F120 R/W Memory Subsystem configuration register 0x0000_0080 RESERVED 0x7E00_F124 R/W **RESERVED** 0x0000_0000 QOS_OVERRIDE1 0x7E00_F128 R/W DMC1 QOS Override register 0x0000_0000 MEM_CFG_STAT 0x7E00_F12C R Memory Subsystem setup status register 0x0000_0000

MEM_SYS_CFG	BIT	DESCRIPTION	RESET VALUE
RESERVED	[31:15]	RESERVED	0x0000_0
INDEP_CF	[14]	Use CF interface independently. 0 = Use memory port 0 shared by EBI. 1 = Use independent CF interface.	0
RESERVED	[13]	Should be '0'	0
BUS_WIDTH	[12]	Select initial state of SROMC CS0 memory bus width. 0 = 8-bit data width. 1 = 16-bit data width. If NOR booting (OM[4:1] = 0101) is selected, this setting is ignored and 16-bit data width is selected. Even this bit is set to 0 or 1, this selects only reset value of DataWidth0 of SROM_BW SFR in SROMC. Bus width of CS0 for SROMC follows DataWidth0 setting.	0

		MP0_CS_CFG					
	[5]	[4]	[3]	[2]	[1]	[0]	
Xm0CSn[0]	-	1	ı	-	-	1	SROMC CS0
Xm0CSn[1]	-	1	1	-	-	-	SROMC CS1
	-	1	1	-	1	1	SROMC CS2
Xm0CSn[2]	-	-	-	-	0	1	OneNANDC CS0
	-	-	-	-	0	-	NFCON CS0
	-	-	1	-	-	-	SROMC CS3
Xm0CSn[3]	-	-	0	-	-	-	OneNANDC CS1
	-	-	0	-	-	-	NFCON CS1
V=0000=[4]	-	0	-	-	-	-	SROMC CS4
Xm0CSn[4]	-	1	-	-	-	-	CFCON CS0
V000-[5]	0	-	-	-	-	-	SROMC CS5
Xm0CSn[5]	1	-	-	-	-	-	CFCON CS1

6.6.1 SROM BUS WIDTH & WAIT CONTRL REGISTER(SROM_BW)

Register	Address	R/W	Description	Reset Value
SROM_BW	0x70000000	R/W	SROM Bus width & wait control	0x0000_000x

SROM_BW	Bit	Description	Initial State
Reserved	[31:24]	Reserved	0
ByteEnable5	[23]	nWBE / nBE(for UB/LB) control for Memory Bank5	0
		0 = Not using UB/LB (XrnWBE[1:0] is dedicated nWBE[1:0]) 1 = Using UB/LB (XrnWBE[1:0] is dedicated nBE[1:0]	
WaitEnable5	[22]	Wait enable control for Memory Bank5	0
		0 = WAIT disable 1 = WAIT enable	
Reserved	[21]	Reserved	0
D-1-/VI: JTP E	[00]	Data has addith and for Monton Doubs	^

Datavviotno	[20]	Data bus width control for Memory Banks	U
		0 = 8-bit 1 = 16-bit	
ByteEnable4	[19]	nWBE / nBE(for UB/LB) control for Memory Bank4	0
		0 = Not using UB/LB (XrnWBE[1:0] is dedicated nWBE[1:0]) 1 = Using UB/LB (XrnWBE[1:0] is dedicated nBE[1:0]	
WaitEnable4	[18]	Wait enable control for Memory Bank4	0
		0 = WAIT disable 1 = WAIT enable	
Reserved	[17]	Reserved	0
DataWidth4	[16]	Data bus width control for Memory Bank4	0
		0 = 8-bit 1 = 16-bit	
ByteEnable3	[15]	nWBE / nBE(for UB/LB) control for Memory Bank3	0
		0 = Not using UB/LB (XrnWBE[1:0] is dedicated nWBE[1:0]) 1 = Using UB/LB (XrnWBE[1:0] is dedicated nBE[1:0]	
WaitEnable3	[14]	Wait enable control for Memory Bank3	0
		0 = WAIT disable 1 = WAIT enable	
Reserved	[13]	Reserved	0
DataWidth3	[12]	Data bus width control for Memory Bank3	0
		0 = 8-bit 1 = 16-bit	
ByteEnable2	[11]	nWBE / nBE(for UB/LB) control for Memory Bank2	0
		0 = Not using UB/LB (XrnWBE[1:0] is dedicated nWBE[1:0]) 1 = Using UB/LB (XrnWBE[1:0] is dedicated nBE[1:0]	
WaitEnable2	[10]	Wait enable control for Memory Bank2	0
		0 = WAIT disable 1 = WAIT enable	



6-4

6410X_UM SROM CONTROLLER

SROM_BW	Bit	Description	Initial State
Reserved	[9]	Reserved	0
DataWidth2	[8]	Data bus width control for Memory Bank2	0
		0 = 8-bit 1 = 16-bit	
ByteEnable1	[7]	nWBE / nBE(for UB/LB) control for Memory Bank1	0
		0 = Not using UB/LB (XrnWBE[1:0] is dedicated nWBE[1:0])	
		1 = Using UB/LB (XrnWBE[1:0] is dedicated nBE[1:0]	
WaitEnable1	[6]	Wait enable control for Memory Bank1	0
		0 = WAIT disable 1 = WAIT enable	
Reserved	[5]	Reserved	0
DataWidth1	[4]	Data bus width control for Memory Bank1	0
		0 = 8-bit 1 = 16-bit	
ByteEnable0	[3]	nWBE / nBE(for UB/LB) control for Memory Bank0	0
		0 = Not using UB/LB (XrnWBE[1:0] is dedicated nWBE[1:0])	
		1 = Using UB/LB (XrnWBE[1:0] is dedicated nBE[1:0]	
WaitEnable0	[2]	Wait enable control for Memory Bank0	0
		0 = WAIT disable 1 = WAIT enable	

Reserved	[1]	Reserved	0
DataWidth0	[0]	Data bus width control for Memory Bank0.	H/W Set
		Reset value is configured by OM setting.	
		0 = 8-bit 1 = 16-bit	

6.6.2 SROM BANK CONTROL REGISTER (SROM_BC : XRCSN0 ~ XRCSN2)

Register	Address	R/W	Description	Reset Value
SROM_BC0	0x70000004	R/W	SROM Bank0 control register	0x000F_0000
SROM_BC1	0x70000008	R/W	SROM Bank1 control register	0x000F_0000
SROM_BC2	0x7000000C	R/W	SROM Bank2 control register	0x000F_0000
SROM_BC3	0x70000010	R/W	SROM Bank3 control register	0x000F_0000
SROM_BC4	0x70000014	R/W	SROM Bank4 control register	0x000F_0000
SROM_BC5	0x70000018	R/W	SROM Bank5 control register	0x000F_0000

SROM_BCn	Bit		Description	Initial State
Tacs	[31:28]	Adress set-up before	Xm0CSn[x]	0000
		0000 = 0 clock	0001 = 1 clocks	
		0010 = 2 clocks	0011 = 3 clocks	
		1100 = 12 clocks	1101 = 13 clocks	
		1110 = 14 clocks	1111 = 15 clocks	
Tcos	[27:24]	Chip selection set-up	before nOE	0000
		0000 = 0 clock	0001 = 1 clocks	
		0010 = 2 clocks	0011 = 3 clocks	
		1100 = 12 clocks	1101 = 13 clocks	
		1110 = 14 clocks	1111 = 15 clocks	
Reserved	[23:21]	Reserved		000
Тасс	[20:16]	Access cycle		01111
		00000 = 1 clock	00001 = 2 clocks	
		00010 = 3 clocks	00011 = 4 clocks	
		11100 = 29 clocks	11101 = 30 clocks	
		11110 = 31 clocks	11111 = 32 clocks	
Tcoh	[15:12]	Chip selection hold or	n nOE	0000
		0000 = 0 clock	0001 = 1 clocks	
		0010 = 2 clocks	0011 = 3 clocks	
		1100 = 12 clocks	1101 = 13 clocks	
		1110 = 14 clocks	1111 = 15 clocks	



6410X_UM SROM CONTROLLE

SROM_BCn	Bit		Description	Initial State
Tcah	[11:8]	Address holding time a	after Xm0CSn[x]	0000
		0000 = 0 clock	0001 = 1 clocks	
		0010 = 2 clocks	0011 = 3 clocks	
		1100 = 12 clocks	1101 = 13 clocks	
		1110 = 14 clocks	1111 = 15 clocks	
Таср	[7:4]	Page mode access cycle @ Page mode		0000
		0000 = 0 clock	0001 = 1 clocks	
		0010 = 2 clocks	0011 = 3 clocks	
		1100 = 12 clocks	1101 = 13 clocks	
		1110 = 14 clocks	1111 = 15 clocks	
Reserved	[3:2]	Reserved		
PMC	[1:0]	Page mode configurat	ion	00
		00 = normal (1 data)	01 = 4 data	
		10 = Reserved	11 = Reserved	

```
45 void dm9000_cs_init(void)
46 {
47
       int SROM_BW_value, SROM_BC1_value;
48
49
       //Data bus width control for Memory Bank1
50
       SROM_BW &= (\sim(0xf<<4));
       SROM_BW = (0x1 << 4);
51
52
       SROM_BW_value = SROM_BW;^M
53
       printf("\n\r SROM_BW_value is : %d \n\r", SROM_BW_value);
54
55
       //SROM BANK CONTROL REGISTER
       SROM_BC1 = ((DM9000_Tacs<<28)+(DM9000_Tcos<<24)+(DM9000_Tacc<<16)+(DM9000_Tcoh<<12)+
(DM9000_Tah<<8)+(DM9000_Tacp<<4)+(DM9000_PMC));
57
       SROM_BC1_value = SROM_BC1;^M
58
       printf("\n\r SROM_BC1_value is : %d \n\r", SROM_BC1_value);
59 }
60
```

2.2、设置DM9000中断引脚

10.5.14 PORT N CONTROL REGISTERS

There are three control registers including **GPNCON**, GPNDAT and GPNPUD in the Port N Control Registers. GPNCON, GPNDAT and GPNPUD are alive part.

Register	Address	R/W	Description	Reset Value
GPNCON	0x7F008830	R/W	Port N Configuration Register	0x00
GPNDAT	0x7F008834	R/W	Port N Data Register	Undefined
GPNPUD	0x7F008838	R/W	Port N Pull-up/down Register	0x5555555

GPNCON	Bit		Description	Initial State
GPN0	[1:0]	00 = Input 10 = Ext. Interrupt[0]	01 = Output 11 = Key pad ROW[0]	00
GPN1	[3:2]	00 = Input 10 = Ext. Interrupt[1]		00
GPN2	[5:4]	00 = Input 10 = Ext. Interrupt[2]	01 = Output 11 = Key pad ROW[2]	00
GPN3	[7:6]	00 = Input 10 = Ext. Interrupt[3]	01 = Output 11 = Key pad ROW[3]	00
GPN4	[9:8]	00 = Input 10 = Ext. Interrupt[4]	01 = Output 11 = Key pad ROW[4]	00
GPN5	[11:10]	00 = Input 10 = Ext. Interrupt[5]	01 = Output 11 = Key pad ROW[5]	00
GPN6	[13:12]	00 = Input 10 = Ext. Interrupt[6]	01 = Output 11 = Key pad ROW[6]	00
GPN7	[15:14]	00 = Input 10 = Ext. Interrupt[7]	01 = Output 11 = Key pad ROW[7]	00
			·	

```
61 void dm9000_int_init(void)
       //set GPN7 as EINT7
63
64
       GPNCON &= \sim(0x3 << 14);
65
       GPNCON |= (0x2 << 14);
66 }
67
  2.3、DM9000初始化(参考u-boot程序)
     2.3.1、DM9000寄存器读写函数
68 static void iow(unsigned short reg, unsigned short data)
69 {
70
       DM9000 PPTR = reg;
71
       DM9000_PDATA = data;
72 }
73
74 static unsigned char ior(int reg)
75 {
76
       DM9000_PPTR = reg;
77
       return DM9000 PDATA;
78 }
79
     2.3.2、DM9000复位函数
80 void dm9000_reset(void)
81 {
       /* set the internal PHY power-on, GPIOs normal, and wait 20ms */
82
83
       iow(DM9KS_GPR, GPR_PHYUp);
84
       mdelay(20); /* wait for PHY power-on ready */
85
       iow(DM9KS_GPR, GPR_PHYDown);/* Power-Down PHY */
86
       mdelay(1000); /* compatible with rtl8305s */
       iow(DM9KS_GPR, GPR_PHYUp);
87
88
       mdelay(20);/* wait for PHY power-on ready */
89
90
       iow(DM9KS_NCR, NCR_MAC_loopback|NCR_Reset);
       udelay(20);/* wait 20us at least for software reset ok */
91
92
       iow(DM9KS NCR, NCR MAC loopback|NCR Reset);
93
       udelay(20);/* wait 20us at least for software reset ok */
94
95 }
96
```

2.3.3、DM9000 ID 获取函数

```
97 static u32 GetDM9000ID(void)
98 {
99 u32 id val;
```

```
100
       DM9000 PPTR = DM9KS PID H;
101
       id_val = (DM9000_PDATA & 0xff) << 8;
102
       DM9000_PPTR = DM9KS_PID_L;
103
       id_val += (DM9000_PDATA & 0xff);
104
       id_val = id_val << 16;
105
       DM9000_PPTR = DM9KS_VID_H;
106
107
       id_val += (DM9000_PDATA & 0xff) << 8;
108
       DM9000 PPTR = DM9KS VID L;
109
       id val += (DM9000 PDATA & 0xff);
110
111
       return id val;
112}
113
     2.3.4、DM9000捕获函数
114 static void dm9000 capture (void)
115 {
116
       u32 ID;
117
118
        ID = GetDM9000ID();
119
        if (ID!= DM9000_ID) {
120
            printf("not found the dm9000 ID:%x\n",ID);
121
            return;
122
            } else
123
            printf("found DM9000 ID:%x\n",ID);
124
125}
126
     2.3.5、DM9000MAC初始化函数
127 static void dm9000_mac_init(void)
128 {
129
       iow(DM9KS NCR, 0);
130
       iow(DM9KS_TCR, 0);/* TX Polling clear */
131
       iow(DM9KS_BPTR, 0x30|JPT_600us);/* Less 3kb, 600us */
132
       iow(DM9KS_SMCR, 0);/* Special Mode */
133
       iow(DM9KS_NSR, 0x2c);/* clear TX status */
134
       iow(DM9KS_ISR, 0x0f);/* Clear interrupt status */
135
       iow(DM9KS_TCR2, TCR2_LedMode1);/* Set LED mode 1 */
136}
137
     2.3.6、DM9000MAC地址填充函数
138 static void dm9000 mac fill(void)
139 {
140
       int i;
141
       for (i = 0; i < 6; i++) {
142
            iow(DM9KS_PAR + i, mac_addr[i]);
143
144}
145
     2.3.7、DM9000激活函数
146 static void dm9000_activate(void)
147 {
148
       /* Activate DM9000A/DM9010 */
149
       iow(DM9KS_RXCR, DM9KS_REG05 | RXCR_RxEnable);
150
       iow(DM9KS_IMR, DM9KS_DISINTR);
151}
152
     2.3.8、DM9000模块初始化函数
153 void dm9000 init(void)
154 {
155
       int status;
156
```

```
157
        //chip select dm9000
158
        dm9000_cs_init();
159
160
        //dm9000 interrupt init
161
        dm9000_int_init();
162
163
        //reset dm9000
164
        dm9000_reset();
165
166
        status = ior(DM9KS BPTR);
167
        printf("\n\r NSR register status is : %d\n\r",status);
168
169
        //capture dm9000
170
        dm9000_capture();
171
172
        //mac init
173
        dm9000 mac init();
174
        //fill mac address
175
176
        dm9000_mac_fill();
177
178
        //activate dm9000
179
        dm9000_activate();
180}
181
  2.4、DM9000网络数据发送函数
182 extern int eth_send (volatile unsigned char *packet, int length)
183 {
184
        int length1 = length;
185
        int i;
186
187
        /*disable interrupt */
188
        iow(DM9KS_IMR, 0x80);
189
190
        /* set packet length */
191
        iow(DM9KS_TXPLH, (length1 >> 8) & 0xff);
192
        iow(DM9KS_TXPLL, length1 & 0xff);
193
194
        DM9000_PPTR = DM9KS_MWCMD;/* data copy ready set */
195
        for (i = 0; i < length; i += 2) {
196
             DM9000\_PDATA = packet[i] \mid (packet[i+1] << 8);
197
        }
198
199
        /* start transmit */
200
        iow(DM9KS_TCR, TCR_TX_Request);
201
202
        /* wait for tx complete */
203
        while (1) {
204
            if (ior(DM9KS_NSR)& (NSR_TX2END|NSR_TX1END))
205
206
207
208
        /*clear TX statu */
209
        iow(DM9KS_NSR, 0x2c);
210
211
        /*enable rx interrupt */
212
        iow(DM9KS_IMR, 0x81);
213
214
        return 0;
215
216}
217
```


2.4、DM9000网络数据接收函数

218 #define PKT_MAX_LEN 1522 219 extern int eth_rx (unsigned char * data)

```
220 {
        u8 RxRead;
221
222
        u8 status, len;
223
        u16 tmp;
224
        int i;
225
226
        /*whether is rx interrupt, and clear interrupt statu */
227
        RxRead = ior(DM9KS_MRCMDX);
228
        RxRead = ior(DM9KS ISR);
229
        RxRead = ior(DM9KS MRCMDX) & 0xff;
230
231
        if (RxRead != 1) /* no data */
232
            return 0;
233
        else
234
            iow(DM9KS_IMR, 0x01);
235
        DM9000 PPTR = DM9KS MRCMD; /* set read ptr ++ */
236
237
238
        /*read statu */
239
        status = DM9000 PDATA;
240
241
        /*read length */
242
        len = DM9000_PDATA;
243
244
        if (len < PKT_MAX_LEN) {</pre>
245
             for (i = 0; i < len; i+=2) {
246
                 tmp = DM9000_PDATA;
247
                 data[i] = tmp & 0xff;
248
                 data[i+1] = (tmp >> 8) & 0xff;
249
250
251
252}
253
254 void dm9000 int isr(void)
255 {
256
        int i;
257
        packet_len = eth_rx (buffer);
258
        arp_process();
259}
```

三、ARP协议实现

3.1、以太网通讯



在计算机网络中,数据发送的过程,就是一个把数据按照各层协议层层封装的过程。在这个过程中,最终要使用的协议通常是以太网协议(数据链路层协议)。

3.2、以太网包格式

目的MAC地址	源MAC地址	类型	数据	CRC
(6)	(6)	(2)	(46~1500)	(4)

目的MAC地址:接收者的物理地址

源MAC地址:发送者的物理地址


类型: 标明高层的数据使用的协议类型

数据: 高层的数据

CRC: 校验码

3.3、ARP功能描述

在以太网络中,每台计算机的唯一身份标示是MAC地址(物理层的地址),两台计算机要进行通讯,也必须印道对方的MAC地址,但是用户通常只知道对方的IP地址,这个时候,就可以利用ARP(地址解析协议)来向局域网中的所有计算机发送ARP请求包,收到请求包且满足条件的计算机将回复ARP应答包,告知其MAC地址。所以ARP协议是一种利用IP地址或者MAC地址的协议。



ARP包分为请求包和应答包,通过OP字段来区别。

3.4、网络字节序

为了统一网络传输格式,网络包采用的大端模式,但地址不需要改变(即只改变ARP请求包里双字节的数据)。

3.5、ARP实现程序设计

3.5.1、构造ARP网络包

```
1 #ifndef ARP H
2 #define ARP H
4 typedef struct eth_hdr
6
       unsigned char d_mac[6];
7
       unsigned char s_mac[6];
       unsigned short type;
9 }ETH_HDR;
10
11 typedef struct arp_hdr
12 {
13
        ETH_HDR ethhdr;
       unsigned short hwtype;
14
15
       unsigned short protocol;
16
       unsigned char hwlen;
17
       unsigned char protolen;
```

```
18
       unsigned short opcode;
19
       unsigned char smac[6];
20
       unsigned char sipaddr[4];
21
       unsigned char dmac[6];
22
       unsigned char dipaddr[4];
23 }ARP_HDR;
24
25 ARP_HDR arpbuf;
27 extern unsigned char * buffer;
29 extern unsigned char host_mac_addr[6];
30 extern unsigned char mac_addr[6];
31 extern unsigned char host_ip_addr[4];
32 extern unsigned char ip addr[4];
33 extern unsigned short packet len;
35 #endif /* ARP_H_ */
36
    3.5.2、发送ARP请求包
1 #include "arp.h"
3 #define HON(n) (((n & 0xff) << 8) | ((n & 0xff00) >> 8))
4
5 /*
6 * send arp request packet
7 */
8
9 static int ARP_FLAG;
10
11 void arp_request(void)
12 {
13
        /*Constructs an arp request packet */
14
        memcpy(arpbuf.ethhdr.d mac, host mac addr, 6);
15
        memcpy(arpbuf.ethhdr.s_mac, mac_addr, 6);
16
       arpbuf.ethhdr.type = HON(0x0806);
17
       arpbuf.hwtype = HON(1);
18
19
       arpbuf.protocol = HON(0x0800);
20
       arpbuf.hwlen = 6;
21
       arpbuf.protolen = 4;
       arpbuf.opcode = HON(1);
22
23
       memcpy(arpbuf.smac, mac_addr, 6);
24
       memcpy(arpbuf.sipaddr, ip_addr, 4);
25
       //arpbuf.dmac[6]
26
       memcpy(arpbuf.dipaddr, host_ip_addr, 4);
27
28
       packet_len = 14 + 28;
29
30
        /*call eth_send function */
31
       eth_send(buffer, packet_len);
32 }
33
34
    3.5.3、处理ARP应答包,并提取MAC地址
35 /*
36 * Parse arp response packet, extract MAC
37 */
38 unsigned char arp process(void)
39 {
40
       int i;
41
```

```
42
        if (packet_len < 28)
43
             return 0;
44
45
        memcpy(host_ip_addr, arpbuf.sipaddr, 4);
46
        printf("\n\r host ip is : ");
47
        for (i = 0; i < 4; i++) {
             printf("%03d", host_ip_addr[i]);
48
49
             printf(".");
50
        printf("\n\r");
51
52
53
        memcpy(host_mac_addr, arpbuf.smac, 6);
54
        printf("\n\r host mac is : ");
55
        for (i = 0; i < 6; i++) {
             printf("%02x", host_mac_addr[i]);
56
57
             printf("-");
58
59
        printf("\n\r");
60
61
        ARP_FLAG = 0;
62 }
64 void dm9000_arp(void)
65 {
66
        ARP_FLAG = 1;
67
        arp_request();
68
        //while (ARP_FLAG);
69 }
```