专题11-内存管理单元(MMU)

一、MMU功能解析

1.1、MMU作用


MMU负责虚拟地址到物理地址的映射,并提供硬件机制的内存访问权限检查。

二、深入剖析地址转化

2.1、地址概念

虚拟地址 (VA , Virtual Address) 变换后的虚拟地址 (MVA , Modified Virtual Address) 物理地址 (PA , Physical Address)

2.2、地址之间的关系



利用PID生成MVA的目的是为了减少切换进程时的代价。后面提及的虚拟地址,一般是指MVA。

2.3、虚拟地址到物理地址的转换过程

Backwards-compatible page table format

Figure 6-4 shows a backwards-compatible format first-level descriptor.

	31 24	23 20	19	18	17 15	14 12	11	10	9	8 5	4	١ ;	3	2	1	0
Translation fault	Ignored							0	0							
Coarse page table	Coarse page table base address					Р	Domain	E	3 ¦		S B Z	0	1			
Section (1MB)	Section base address		N S	0	SBZ	TEX	AF	,	Р	Domain	C) (С	В	1	0
Supersection (16MB)	Supersection base address	SBZ	N S	1	SBZ	TEX	AF	,	Р	Ignored	C) (С	В	1	0
Reserved															1	1

Figure 6-4 Backwards-compatible first-level descriptor format

BIT[1~0] 用于确认转换方式:转换错误,页式转换,段式转换,超级段式转换。

_	31 16	15 1	2 11 10	9 8	7 6	5 4	3	2	1	0
Translation fault	Ignored								0	0
Large page (64KB)	Large page base address	TEX	AP3	AP2	AP1	AP0	С	В	0	1
Small page (4KB)	Small page base address			AP2	AP1	AP0	С	В	1	0
Extended small page (4KB)	Extended small page base address		SBZ	Z TEX		AP	С	В	1	1

Figure 6-5 Backwards-compatible second-level descriptor format




Figure 6-6 Backwards-compatible section, supersection, and page translation

TTB base (Translation table base):代表一级页表的地址,需要将它写入协处理器CP15的寄存器C2(称为页表基址寄存器)。TLB (Translation lookaside Buffer):即转换旁路缓存,TLB是MMU的核心部件。它缓存烧录的虚拟地址和物理地址的转换关系,是转换表的Cache,因此常成为"快表"。

TTW (Translation Table walk):即转换表曼游,当TLB中没有缓冲对应的地址转换关系时,需要通过对内存中转换表的访问来获得虚拟地址和物理地址的对应关系。TTW成功后,结果应写入TLB。

MMU实际上就是根据建立好的虚拟地址和物理地址的映射表,然后将TTB写入到CP15寄存器。MMU的配置关键在于映射表的建立。各级表的条目内容配置。最好是使用U-BOOT提供的实现方式。

三、MMU配置与使用

使用最简单的段式转换来配置MMU,段式转换每一段的大小为1MB(0x100000),外设操作的0x7F000000映射到0xA00000000,内存映射到原本的位置。

3.1、建立一级页表

3.2、写入TTB

```
1 #define GPMCON ((volatile unsigned long *) 0xA0008820)
 2 #define GPMDAT ((volatile unsigned long *) 0xA0008824)
 3 #define GPMPUD ((volatile unsigned long *) 0x7f008828)
 4
 5 #define MMU_SECTION (2 << 0)
 6 #define MMU_CACHEABLE (1 << 3)
 7 #define MMU_BUFFERABLE (1 << 2)
 8 #define MMU SPECIAL
                         (1 << 4)
 9 #define MMU DOMAIN
                          (0 << 5)
10 #define MMU_MULL_ACCESS (3 << 10)
                          (MMU_MULL_ACCESS | MMU_DOMAIN | MMU_SPECIAL | MMU_SECTION)
11 #define MMU SECDESC
12 #define MMU_SECDESC_WB (MMU_MULL_ACCESS | MMU_DOMAIN | MMU_SPECIAL | MMU_CACHEABLE
| MMU_BUFFERABLE | MMU_SECTION)
```

13 14 15 void creat_page_table(void) 16 {

```
17
       unsigned long *ttb = (unsigned long *)0x50000000;
18
19
       unsigned long vaddr, paddr;
20
21
       vaddr = 0xA0000000;
22
       paddr = 0x7F000000;
23
24
       *(ttb + (vaddr >> 20)) = (paddr & 0xfff00000) | MMU_SECDESC;
25
26
       vaddr = 0x500000000;
27
       paddr = 0x50000000;
28
29
       while (vaddr < 0x54000000) {
30
            *(ttb + (vaddr >> 20)) = (paddr & 0xfff00000) | MMU_SECDESC_WB;
31
            vaddr += 0x100000;
32
            paddr +=0x100000;
33
       }
34
35
36 }
37
 3.3、打开MMU
38 void mmu_init(void)
39 {
       _asm__ volatile (
40
41
            "ldr r0, =0x50000000\n"
42
            "mcr p15, 0, r0, c2, c0, 0\n"
43
            "mvn r0, #0\n"
44
45
            "mcr p15, 0, r0, c3, c0, 0\n"
46
47
            "mrc p15, 0, r0, c1, c0, 0\n"
48
            "orr r0, r0, #0x0001\n"
49
            "mcr p15, 0, r0, c1, c0, 0\n"
50
51
52
53
       );
54 }
55
56 int uboot_main()
57 {
58
       //1.build table
59
60
       //2.write TTB
61
       creat_page_table();
62
63
       //3.enable MMU
64
       mmu_init();
65
66
       *(GPMCON) = 0x00001111;
67
68
       *(GPMDAT) = 0b1000;
69
70
       return 0;
71 }
```