



Inter Switch Connection RMII<-->RMII 100MBit



Switch Clock Generation / JTAG Debug



Keep clock lines less than 14 cm, according to "1/3 rise time" rule.
<https://www.altium.com/documentation/altium-designer/interactively-routing-controlled-impedance-pcb>

The ASE-25.000MHz has a 2.8ns rise time, hence 0.93ns trace delay, which equals to 14cm trace length on FR4.

https://github.com/peterheinrich/Open_10Base-T1L_Switch
Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /SJA1105Q Switch/
File: SJA1105Q_Switch.kicad_sch


Title: Open Hardware 10Base-T1L Switch

Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)

Rev: REV A

Id: 2/18



https://github.com/peterheinrich/Open_10Base-T1L_Switch

Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /SJA1105Q Power/

File: SJA1105Q_Power.kicad_sch

Title: Open Hardware 10Base-T1L Switch

Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)


Rev: REV A

Id: 3/18

Config:
MACIF_SEL: 0b00 ==> RMII
MS_SEL2: 0b0 ==> Prefer Slave
TX2P4: 0b0 ==> Enable 1.0V and 2.4V TX
SWPD_ENB: 0b1 ==> Do not enter power down

PHY ADDRESS: 0b000

Inductor selection according to:
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>



Further documents considered during design
<https://www.we-online.com/catalog/media/o341320v410%20ANP085b%20EN.pdf>
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>
https://www.ieee802.org/802_tutorials/2015-11/PoDL_tutorial_1115.pdf

https://github.com/peterheinrich/Open_10Base-T1L_Switch
Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /10Base-T1L-PHY0/
File: 10Base-T1L-PHY0.kicad_sch

Title: Open Hardware 10Base-T1L Switch

Size: A4 Date: 2023-04-07



KiCad E.D.A. kicad (6.0.9-0)

Rev: REV A





Id: 4/18

Config:
 MACIF_SEL: 0b00 ==> RMII
 MS_SEL2: 0b0 ==> Prefer Slave
 TX2P4: 0b0 ==> Enable 1.0V and 2.4V TX
 SWPD_ENB: 0b1 ==> Do not enter power down


PHY ADDRESS: 0b001



I2C_SDA
 I2C_SCK



Inductor selection according to:
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>



Generic 1206 Footprints.
 Populate according to
 EMC needs.

https://github.com/peterheinrich/Open_10Base-T1L_Switch
 Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /10Base-T1L-PHY1/
 File: 10Base-T1L-PHY1.kicad_sch

Title: Open Hardware 10Base-T1L Switch

Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)

Rev: REV A

Id: 5/18

Config:
 MACIF_SEL: 0b00 ==> RMII
 MS_SEL2: 0b0 ==> Prefer Slave
 TX2P4: 0b0 ==> Enable 1.0V and 2.4V TX
 SWPD_ENB: 0b1 ==> Do not enter power down


PHY ADDRESS: 0b011

U1D SJA1105Q MII3
 MII3_RX_CLK J13
 MII3_RX_DV G14
 MII3_RX_ER F13
 MII3_RXD0 J14
 MII3_RXD1 H13
 MII3_RXD2 H14
 MII3_RXD3 G13
 MII3_TX_CLK K14
 MII3_TX_EN K13
 MII3_TX_ER N14
 MII3_TXD0 M13
 MII3_TXD1 M14
 MII3_TXD2 L13
 MII3_TXD3 L14


C263 1Vp-p attenuation
 8p2
 C264 10p
 GLOBAL_RESET

I2C_SDA
 I2C_SCK

U8 ADIN1100
 RX_CLK/MACIF_SELO 32
 RX_DV/SWPD_ENB 33
 RX_ER/MACIF_SEL1 34
 RXD_0/TX2P4_ENB 31
 RXD_1/MS_SEL2 30
 RXD_2/PHYAD_0 29
 RXD_3/PHYAD_1 28
 LINK_ST/PHYAD_2 4
 TX_CLK 38
 TX_EN 37
 TX_ER 36
 TXD_0 39
 TXD_1 40
 TXD_2 1
 TXD_3/MEDIA_CNV 2
 CLK25_REF 7
 XTAL1/CLK_IN 8
 XTAL_O 9
 INT_N 25
 RESET_N 5
 NC 10
 NC 11
 NC 18
 NC 21
 MDIO 26
 MDC 27



Inductor selection according to:
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>



Generic 1206 Footprints.
 Populate according to EMC needs.

https://github.com/peterheinrich/Open_10Base-T1L_Switch
 Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /10Base-T1L-PHY3/
 File: 10Base-T1L-PHY3.kicad_sch


Title: Open Hardware 10Base-T1L Switch


Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)

Rev: REV A

Id: 7/18





Config:
MACIF_SEL: 0b00 ==> RMII
MS_SEL2: 0b0 ==> Prefer Slave
TX2P4: 0b0 ==> Enable 1.0V and 2.4V TX
SWPD_ENB: 0b1 ==> Do not enter power down

PHY ADDRESS: 0b110

U2D SJA1105Q MII3
MII3_RX_CLK J13
MII3_RX_DV G14
MII3_RX_ER F13
MII3_RXD0 J14
MII3_RXD1 H13
MII3_RXD2 H14
MII3_RXD3 G13
MII3_TX_CLK K14
MII3_TX_EN K13
MII3_TX_ER N14
MII3_TXD0 M13
MII3_TXD1 M14
MII3_TXD2 L13
MII3_TXD3 L14

C269 1Vp-p attenuation
8p2
C270 10p
GND
GLOBAL_RESET

I2C_SDA
I2C_SCK

U11
RX_CLK/MACIF_SELO 32
RX_DV/SWPD_ENB 33
RX_ER/MACIF_SEL1 34
RXD_0/TX2P4_ENB 31
RXD_1/MS_SEL2 30
RXD_2/PHYAD_0 29
RXD_3/PHYAD_1 28
LINK_ST/PHYAD_2 4
TX_CLK 38
TX_EN 37
TX_ER 36
TXD_0 39
TXD_1 40
TXD_2 1
TXD_3/MEDIA_CNV 2
CLK25_REF 7
XTAL1/CLK_IN 8
XTAL_O 9
INT_N 25
RESET_N 5
NC 10
NC 11
NC 18
NC 21
MDIO 26
MDC 27
ADIN1100

TXN 12
RXN 13
RXP 14
TXP 15
LED_0 3
LED_1 6
CEXT_2 19
CEXT_3 20
VDDIO 35
AVDD_H 16
AVDD_H 17
AVDD_L 22
DLDO_1P1 23
DVDD_1P1 24
EP 41
GND

Hybrid according to
ADIN1100 Datasheet
R181 10K2
R182 49.9
R185 5K1
R188 5K1
R189 49.9
R191 10K2

UCLAMP3311P34
D34
UCLAMP3311P
D35
+3V3

Inductor selection according to:
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>

MDL_PoDL_P_6
MDL_PoDL_N_6

L21 3
L22 4
L23 1
PID75-251M
CDS0D323-T365C
D33
RCM70CGI-471
C162 10n
C163 10n
R199 100
R200 100
C164 1u
R198 4M7
PHY6_MDI J8
CHASSIS_PE H7

Generic 1206 Footprints.
Populate according
to EMC needs.

https://github.com/peterheinrich/Open_10Base-T1L_Switch
Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /10Base-T1L-PHY6/
File: 10Base-T1L-PHY6.kicad_sch


Title: Open Hardware 10Base-T1L Switch



Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)

Rev: REV A

Id: 10/18





https://github.com/peterheinrich/Open_10Base-T1L_Switch
Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /PoDL PHY 0-1/
File: PoDL_PHY0-1.kicad_sch



Title: Open Hardware 10Base-T1L Switch

Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)

Rev: REV A

Id: 12/18



https://github.com/peterheinrich/Open_10Base-T1L_Switch
Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /PoDL PHY 2-3/
File: PoDL_PHY2-3.kicad_sch




Title: Open Hardware 10Base-T1L Switch

Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)

Rev: REV A

Id: 13/18



https://github.com/peterheinrich/Open_10Base-T1L_Switch
Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /PoDL PHY4 REG0/
File: PoDL_PHY4_REG0.kicad_sch



Title: Open Hardware 10Base-T1L Switch

Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)

Rev: REV A

Id: 14/18



https://github.com/peterheinrich/Open_10Base-T1L_Switch

Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /PoDL PHY 5-6/

File: PoDL_PHY5-6.kicad_sch


Title: Open Hardware 10Base-T1L Switch

Size: A4 Date: 2023-04-07


KiCad E.D.A. kicad (6.0.9-0)

Rev: REV A

Id: 15/18



24V / 5A DC REGULATED



https://github.com/peterheinrich/Open_10Base-T1L_Switch
Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /Power Supply/
File: Power_Supply.kicad_sch

Title: Open Hardware 10Base-T1L Switch

Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)

Rev: REV A

Id: 18/18