

RP2040  
System Controller

System Controller

File: System\_Controller.kicad\_sch

SJA1105Q Switch

File: SJA1105Q\_Switch.kicad\_sch


SJA1105Q Power

File: SJA1105Q\_Power.kicad\_sch

Power Supply


File: Power\_Supply.kicad\_sch

10Base-T1L-PHY0




File: 10Base-T1L-PHY.kicad\_sch

10Base-T1L-PHY1




File: 10Base-T1L-PHY.kicad\_sch

10Base-T1L-PHY2




File: 10Base-T1L-PHY.kicad\_sch

10Base-T1L-PHY3




File: 10Base-T1L-PHY.kicad\_sch

10Base-T1L-PHY4




File: 10Base-T1L-PHY.kicad\_sch

10Base-T1L-PHY5



File: 10Base-T1L-PHY.kicad\_sch

10Base-T1L-PHY6



File: 10Base-T1L-PHY.kicad\_sch

7 PHYs 10Base-T1L  
ADIN1100 PHY  
PoDL circuitry


100Base-TX-PHY7



File: 100Base-TX-PHY7.kicad\_sch


1 PHY 100Base-TX  
Uplink  
KSZ9131RNX

PoDL\_REG0



File: PoDL\_REG.kicad\_sch

PoDL\_REG1



File: PoDL\_REG.kicad\_sch

UnusedUnits



File: UnusedUnits.kicad\_sch

7 Port PoDL CLASS 12  
2x LTC4296-1 Controller

24V supply

## 8-Port 10MBit SPE Field Switch

7-Port 10Base-T1L/PoDL CLASS 12  
10/100/1000MBit Uplink (RJ45)STATUS: DESIGN ONLY!  
!!! UNTESTED !!!

Copyright Peter Heinrich 2023.

This source describes Open Hardware and is licensed under the CERN-OHL-P v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-P v2 (<https://cern.ch/cern-ohl>).

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-P v2 for applicable conditions

[https://github.com/peterheinrich/Open\\_10Base-T1L\\_Switch](https://github.com/peterheinrich/Open_10Base-T1L_Switch)  
Open Hardware License CERN-OHL-P v2

Peter Heinrich

Sheet: /

File: Open\_10Base-T1L\_Switch.kicad\_sch

Title: Open Hardware 10Base-T1L Switch

Size: A4

Date: 2023-04-07


KiCad E.D.A. kicad (6.0.9-0)

Rev: REV A


Id: 1/16



## Inter Switch Connection RMII<-->RMII 100MBit



## Switch Clock Generation / JTAG Debug



Keep clock lines less than 14 cm, according to "1/3 rise time" rule.  
<https://www.altium.com/documentation/altium-designer/interactively-routing-controlled-impedance-pcb>

The ASE-25.000MHz has a 2.8ns rise time, hence 0.93ns trace delay, which equals to 14cm trace length on FR4.

[https://github.com/peterheinrich/Open\\_10Base-T1L\\_Switch](https://github.com/peterheinrich/Open_10Base-T1L_Switch)  
Open Hardware License CERN-OHL-P v2

**Peter Heinrich**

Sheet: /SJA1105Q Switch/  
File: SJA1105Q\_Switch.kicad\_sch

**Title: Open Hardware 10Base-T1L Switch**

Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)


**Rev: REV A**

Id: 2/16

Config:  
 MACIF\_SEL: 0b00 ==> RMII  
 MS\_SEL2: 0b0 ==> Prefer Slave  
 TX2P4: 0b0 ==> Enable 1.0V and 2.4V TX  
 SWPD\_ENB: 0b1 ==> Do not enter power down

Config PHY ADDR by  
 populating resistors

Inductor selection according to:  
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>



Further documents considered during design  
<https://www.we-online.com/catalog/media/o341320v410%20ANP085b%20EN.pdf>  
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>  
[https://www.ieee802.org/802\\_tutorials/2015-11/PoDL\\_tutorial1115.pdf](https://www.ieee802.org/802_tutorials/2015-11/PoDL_tutorial1115.pdf)

[https://github.com/peterheinrich/Open\\_10Base-T1L\\_Switch](https://github.com/peterheinrich/Open_10Base-T1L_Switch)  
 Open Hardware License CERN-OHL-P v2

**Peter Heinrich**

Sheet: /10Base-T1L-PHY0/

File: 10Base-T1L-PHY.kicad\_sch

**Title: Open Hardware 10Base-T1L Switch**

Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)


**Rev: REV A**

Id: 3/16

Config:  
 MACIF\_SEL: 0b00 ==> RMII  
 MS\_SEL2: 0b0 ==> Prefer Slave  
 TX2P4: 0b0 ==> Enable 1.0V and 2.4V TX  
 SWPD\_ENB: 0b1 ==> Do not enter power down

Config PHY ADDR by  
 populating resistors


Inductor selection according to:  
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>



Config:  
MACIF\_SEL: 0b00 ==> RMII  
MS\_SEL2: 0b0 ==> Prefer Slave  
TX2P4: 0b0 ==> Enable 1.0V and 2.4V TX  
SWPD\_ENB: 0b1 ==> Do not enter power down

Config PHY ADDR by  
populating resistors


Inductor selection according to:  
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>



Config:  
 MACIF\_SEL: 0b00 ==> RMII  
 MS\_SEL2: 0b0 ==> Prefer Slave  
 TX2P4: 0b0 ==> Enable 1.0V and 2.4V TX  
 SWPD\_ENB: 0b1 ==> Do not enter power down

Config PHY ADDR by  
 populating resistors


Inductor selection according to:  
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>



Config:  
 MACIF\_SEL: 0b00 ==> RMII  
 MS\_SEL2: 0b0 ==> Prefer Slave  
 TX2P4: 0b0 ==> Enable 1.0V and 2.4V TX  
 SWPD\_ENB: 0b1 ==> Do not enter power down

Config PHY ADDR by  
 populating resistors


Inductor selection according to:  
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>



Config:  
 MACIF\_SEL: 0b00 ==> RMII  
 MS\_SEL2: 0b0 ==> Prefer Slave  
 TX2P4: 0b0 ==> Enable 1.0V and 2.4V TX  
 SWPD\_ENB: 0b1 ==> Do not enter power down

Config PHY ADDR by  
 populating resistors

Inductor selection according to:  
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>



Further documents considered during design  
<https://www.we-online.com/catalog/media/o341320v410%20ANP085b%20EN.pdf>  
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>  
[https://www.ieee802.org/802\\_tutorials/2015-11/PoDL\\_tutorial1.1115.pdf](https://www.ieee802.org/802_tutorials/2015-11/PoDL_tutorial1.1115.pdf)

[https://github.com/peterheinrich/Open\\_10Base-T1L\\_Switch](https://github.com/peterheinrich/Open_10Base-T1L_Switch)  
 Open Hardware License CERN-OHL-P v2

**Peter Heinrich**

Sheet: /10Base-T1L-PHY5/

File: 10Base-T1L-PHY.kicad\_sch

**Title: Open Hardware 10Base-T1L Switch**

Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)

**Rev: REV A**


Id: 8/16




Config:  
 MACIF\_SEL: 0b00 ==> RMII  
 MS\_SEL2: 0b0 ==> Prefer Slave  
 TX2P4: 0b0 ==> Enable 1.0V and 2.4V TX  
 SWPD\_ENB: 0b1 ==> Do not enter power down


Config PHY ADDR by  
 populating resistors

Inductor selection according to:  
<https://product.tdk.com/de/techlibrary/applicationnote/single-pair-ethernet.html>









[https://github.com/peterheinrich/Open\\_10Base-T1L\\_Switch](https://github.com/peterheinrich/Open_10Base-T1L_Switch)  
Open Hardware License CERN-OHL-P v2

**Peter Heinrich**

Sheet: /PoDL\_REG0/

File: PoDL\_REG.kicad\_sch


**Title: Open Hardware 10Base-T1L Switch**

Size: A4 Date: 2023-04-07

KiCad E.D.A. kicad (6.0.9-0)

**Rev: REV A**

Id: 12/16



Sheet: /PoDL\_REG1/  
File: PoDL\_REG.kicad\_sch


<b>Title: Open Hardware 10Base-T1L Switch</b>
---

Size: A4	Date: 2023-04-07
----------	------------------


Size: A4	Date: 2025
KiCad E.D.A.	kicad (6.0.9-0)

Rev: REV A


Id: 13/16



**24V / 5A DC  
REGULATED**



Generic 1206 Footprints.  
Populate according  
to EMC needs.



[https://github.com/peterheinrich/Open\\_10Base-T1L\\_Switch](https://github.com/peterheinrich/Open_10Base-T1L_Switch)  
Open Hardware License CERN-OHL-P v2

**Peter Heinrich**

Sheet: /Power Supply/

File: Power\_Supply.kicad\_sch

**Title: Open Hardware 10Base-T1L Switch**

Size: A4	Date: 2023-04-07
----------	------------------

KiCad E.D.A.	kiCad (6.0.9-0)
--------------	-----------------

Rev: REV A

Id: 15/16

