2Gb A Die DDRIII SDRAM Specification

P2M2GF4ALF P2P2GF4ALF P2M2GF3ALF P2P2GF3ALF



Deutron Electronics Corp.

8F, 68, Sec. 3, NanKing E. RD., Taipei 104, Taiwan, R.O.C.

TEL: (886)-2-2517-7768 FAX: (886)-2-2517-4575

Feature

The 2Gbit DDR3 SDRAM offers the following key features:

- 1.5 V ± 0.075 V supply voltage for VDD and VDDQ
- Data rate: 1333Mbps/1600Mbps/1866Mbps
- SDRAM configurations with x8 data in/outputs

Page Size: 1 KByte page size

Row address: A0 to A14 Column address: A0 to A9

SDRAM configurations with x16 data in/outputs

Page Size: 2 KByte page size

Row address: A0 to A13

Column address: A0 to A9

Asynchronous /RESET

- · Auto-Precharge operation for read and write commands
- Refresh, Self-Refresh and power saving Power-down modes; Auto Self-refresh (ASR) and Partial array self refresh (PASR)
- Average Refresh Period 7.8 µs at a TOPER up to 85 °C,

3.9 µs up to 95 °C

- · Operating temperature range:
- commercial temperature range 0 °C to 95 °C
- Industrial temperature range -40 °C to 95 °C
- · Data mask function for write operation
- · Commands can be entered on each positive clock edge
- Data and data mask are referenced to both edges of a differential data strobe pair (double data rate)
- CAS latency (CL): 5, 6, 7, 8, 9, 10, 11, 13
- Posted CAS with programmable additive latency (AL = 0, CL-1 and CL-2) for improved command, address and data bus efficiency
- Read Latency RL = AL + CL
- Programmable CAS Write Latency (CWL) per operating frequency: 5, 6, 7, 8, 9, 10
- Write Latency WL = AL + CWL

- Burst length 8 (BL8) and burst chop 4(BC4) modes: fixed via mode register (MRS) or selectable On-The-Fly (OTF)
- Programmable read burst ordering: interleaved or sequential
- Multi-purpose register (MPR) for readout of non-memory related information
- System level timing calibration support via write leveling and MPR read pattern
- Differential clock inputs (CK and /CK)
- Bi-directional, differential data strobe pair (DQS and /DQS) is transmitted / received with data. Edge aligned with read data and center-aligned with write data
- DLL aligns transmitted read data and strobe

pair transition with clock

Programmable on-die termination (ODT) for data, data mask and differential strobe pairs

- Dynamic ODT mode for improved signal integrity and pre- selectable termination impedances during writes
- ZQ Calibration for output driver and on-die termination using external reference resistor to ground
 - Driver strength: RZQ/7, RZQ/6 (RZQ = 240Ω)
- Lead and halogen free packages: PG-TFBGA-78 for x8 component PG-TFBGA-96 for x16 component

Publication Date: May. 2015 Revision: 1.3 1/50

Ordering Information

Product ID	Org.	Max Freq.	VDD	Data Rate (CL-tRCD-tRP)	Package	Comments
P2M2GF4ALF –GJS	X16	933MHz	1.35V	DDR3-1866 (13-13-13)	96 ball BGA	Pb-free
P2M2GF4ALF –GGN	X16	800MHz	1.35V	DDR3-1600 (11-11-11)	96 ball BGA	Pb-free
P2P2GF4ALF –GJS	X16	933MHz	1.5V	DDR3-1866 (13-13-13)	96 ball BGA	Pb-free
P2P2GF4ALF –GGN	X16	800MHz	1.5V	DDR3-1600 (11-11-11)	96 ball BGA	Pb-free
P2M2GF3ALF –GJS	X8	933MHz	1.35V	DDR3-1866 (13-13-13)	78 ball BGA	Pb-free
P2M2GF3ALF –GGN	X8	800MHz	1.35V A	DDR3-1600 (11-11-11)	78 ball BGA	Pb-free
P2P2GF3ALF –GJS	X8	933MHz	1.5V	DDR3-1866(13-13-13)	78 ball BGA	Pb-free
P2P2GF3ALF –GGN	X8	800MHz	1.5V	DDR3-1600 (11-11-11)	78 ball BGA	Pb-free

1) For detailed information regarding product type of MIRA

2) CAS: Column Address Strobe

3) RCD: Row Column Delay

4) RP: Row Precharge

5) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.

Deutron Electronics Corp. Publication Date: May. 2015

Revision: 1.3 2/50

2Gbit DDR3 SDRAM Addressing

Deutron Electronics Corp.

Configuration	256Mb × 8	128Mb × 16	Note
Number of Banks	8	8	
Bank Address	BA[2:0]	BA[2:0]	
Row Address	A[14:0]	A[13:0]	
Column Address	A[9:0]	A[9:0]	
Page Size	1KB	2KB	1)
Auto-Precharge	A10 AP	A10 AP	
Burst length on-the-fly bit	A12 /BC	A12 /BC	

¹⁾ Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered.

Page size is per memory bank and calculated as follows: Page Size = $2^{COLBITS} \times ORG/8$, where COLBITS is the number of column address bits and ORG is the number of DQ bits for a given SDRAM configuration (×8 or ×16).



Publication Date: May. 2015

3/50 Revision: 1.3

Ball out for 256 Mb × 8 Components

Ball out for 256 Mb ×8 Components (PG-TFBGA-78,Top View)

1	2	3	4	5	6	7	8	9
Vss	VaaV	NC		A		NU /TDQS	Vss	VDD

	_			
Vss	Vdo	NC	A	
Vss	Vssq	DQO	В	
VDDQ	DQ2	DQS	С	
Vssq	DQ6	/DQS	D	
Vrefdq	VDDQ	DQ4	E	
NC	Vss	/RAS	F	
ODT	V dd	/CAS	G	
NC	/cs	/WE	Н	
Vss	BAO	BA2	J	
VDD	A3	AO	K	
Vss	A5	A2	L	
VDD	A7	А9	м	
Vss	/RESET	A13	n	

NU /TDQS	Vss	Vdo
DM/TDQS	Vssq	VDDQ
DQ1	DQ3	Vssq
V do	Vss	Vssq
DQ7	DQ5	VDDQ
CK	Vss	NC
/ck	VDD	CKE
A10 AP	ZQ	NC
NC	Vrefca	V _{SS}
A12 /BC	BA1	VDD
A1	A4	Vss
A11	A6	V DD
A14	A8	Vss

Deutron Electronics Corp.

Publication Date: May. 2015

Revision: 1.3 4/50

Input / Output Signal Functional Description for x8 component

Symbol	Туре	Function
CK, /CK	Input	Clock: CK and /CK are differential clock inputs. All address and control input signals are
		sampled on the crossing of the positive edge of CK and negative edge of /CK.
CKE	Input	Clock Enable: CKE High activates, and CKE Low deactivates internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (active row in any bank). CKE is asynchronous for Self-Refresh exit. After $V_{\rm REFCA}$ and $V_{\rm REFDQ}$ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained High throughout read and write accesses. Input buffers, excluding CK, /CK, ODT, CKE and /RESET are disabled during Power-down. Input buffers, excluding CKE and RESET are disabled during self refresh.
/CS	Input	Chip Select: All commands are masked when /CS is registered High. /CS provides for external
		Rank selection on systems with multiple ranks. /CS is considered part of the command code.
/RAS, /CAS, /WE	Input	Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being
ODT	Input	On-Die Termination: ODT (registered High) enables termination resistance internal to the
		DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, /DQS and DM signal
		for×8 configurations. The ODT signal will be ignored if the Mode Register MR1 is programmed to disable ODT and during Self Refresh.
DM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is
		sampled HIGH coincident with that input data during a Write access. DM is sampled on both
		edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by Mode Register
BA0 - BA2	Input	Bank Address Inputs: Define to which bank an Active, Read, Write or Precharge command is
		being applied. Bank address also determines which mode register is to be accessed during a
A0 - A14	Input	Address Inputs: Provides the row address for Active commands and the column address for
		Read/Write commands to select one location out of the memory array in the respective bank.
		(A10/AP and A12 /BC have additional functions, see below). The address inputs also provide
		the op-code during Mode Register Set commands.

Publication Date : May. 2015 Revision : 1.3 5/50 Deutron Electronics Corp.

Symbol	Туре	Function
A10 AP	Input	Auto-Precharge: A10 AP is sampled during Read/Write commands to determine whether
		Auto-Precharge should be performed to the accessed bank after the Read/Write operation.
		(High: Auto-Precharge, Low: no Auto-Precharge). A10 AP is sampled during Precharge
		command to determine whether the Precharge applies to one bank (A10 Low) or all banks
		(A10 High). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 /BC	Input	Burst Chop: A12 /BC is sampled during Read and Write commands to determine if burst
		chop (on-the-fly) will be performed. (High: no burst chop, Low: burst chopped). See
		"Command Truth Table" on Page 12 for details.
DQ0~7	Input/	Data Input/Output: Bi-directional data bus.
DQS,/DQS	Input/	Data Strobe: Output with read data, input with write data. Edge-aligned with read data,
	Output	centered in write data. DDR3 SDRAM supports differential data strobe only and does not
		support single-ended.
/DESET	la a cot	Active Levy Asymptometry Beach Deach is active when /DECET is Levy and inactive
/RESET	Input	Active Low Asynchronous Reset: Reset is active when /RESET is Low, and inactive
		when /RESET is High. /RESET must be High during normal operation. /RESET is a CMOS
		rail to rail signal with DC High and Low are 80% and 20% of $V_{\rm DD}$, /RESET active is destructive to data contents.
NC		
NC V		No Connect: no internal electrical connection is present
V_{DDQ}	Supply	DQ Power Supply: $1.5 \text{ V} \pm 0.075 \text{ V}$
V_{SSQ}	Supply	DQ Ground
V_{DD}	Supply	Power Supply: 1.5 V ± 0.075 V
$V_{\rm SS}$	Supply	Ground
V_{REFDQ}	Supply	Reference Voltage for DQ
V_{REFCA}	Supply	Reference Voltage for Command and Address inputs
ZQ	Supply	Reference ball for ZQ calibration

Note: Input only pins (BA0-BA2, A0-A14, /RAS, /CAS, /WE, /CS, CKE, ODT, and /RESET) do not supply termination.

Publication Date: May. 2015 Revision: 1.3 6/50 Deutron Electronics Corp.

8

9

Ball out for 128 Mb ×16 Components (PG-TFBGA-96,Top View)

1	2	3	4	5	6	7	
VDDQ	DQU5	DQU7		A		DQU4	1
Vssp	VDD	Vss		R		/DQSII	Г

VDDQ	DQU5	DQU7	A
Vssq	V _{DD}	Vss	В
VDDQ	DQU3	DQU1	С
Vssq	VDDQ	DMU	D
Vss	Vssq	DQLO	E
VDDQ	DQL2	DQSL	F
Vssq	DQL6	/DQSL	G
Vrefdq	VDDQ	DQL4	н
NC	Vss	/RAS	J
ODT	VDD	/CAS	к
NC	/cs	/WE	L
Vss	BAO	BA2	ж
VDD	A 3	AO	N
Vss	A5	A2	Р
VDD	A7	А9	R
Vss	/RESET	A13	Т

DQU4	VDDQ	Vss
/DQSU	DQU6	Vssq
DQSU	DQU2	VDDQ
DQUO	Vssq	Voo
DML	Vssq	VDDQ
DQL1	DQL3	Vssq
V _{DD}	Vss	Vssq
DQL7	DQL5	VDDQ
CK	Vss	NC
/ck	V _{DD}	CKE
A10 AP	ZQ	NC
NC	Vrefca	Vss
A12 /BC	BA1	VDD
A1	A4	Vss
A11	A6	Voo
NC	A8	Vss

Publication Date: May. 2015 Revision: 1.3 7/50 Deutron Electronics Corp.

Input / Output Signal Functional Description for x16 component

Symbol	Туре	Function
CK, /CK	Input	Clock: CK and /CK are differential clock inputs. All address and control input signals are
		sampled on the crossing of the positive edge of CK and negative edge of /CK.
CKE	Input	Clock Enable: CKE High activates, and CKE Low deactivates internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (active row in any bank). CKE is asynchronous for Self-Refresh exit. After $V_{\rm REFCA}$ and $V_{\rm REFDQ}$ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained High throughout read and write accesses. Input buffers, excluding CK, /CK, ODT, CKE and /RESET are disabled during Power-down. Input buffers, excluding CKE and RESET are disabled during self refresh.
/CS	Input	Chip Select: All commands are masked when /CS is registered High. /CS provides for external Rank selection on systems with multiple ranks. /CS is considered part of the command code.
/RAS, /CAS, /WE	Input	Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being
ODT	Input	On-Die Termination: ODT (registered High) enables termination resistance internal to the
		DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, /DQS and DM signal for×8 configurations. The ODT signal will be ignored if the Mode Register MR1 is programmed to disable ODT and during Self Refresh.
DM (DMU), (DML)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is
		sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS.
BA0 - BA2	Input	Bank Address Inputs: Define to which bank an Active, Read, Write or Precharge command is
		being applied. Bank address also determines which mode register is to be accessed during a
A0 - A13	Input	Address Inputs: Provides the row address for Active commands and the column address for
		Read/Write commands to select one location out of the memory array in the respective bank.
		(A10/AP and A12 /BC have additional functions, see below). The address inputs also provide
		the op-code during Mode Register Set commands.

Publication Date : May. 2015 Revision : 1.3 8/50 Deutron Electronics Corp.

Symbol	Туре	Function
A10 AP	Input	Auto-Precharge: A10 AP is sampled during Read/Write commands to determine whether
		Auto-Precharge should be performed to the accessed bank after the Read/Write operation.
		(High: Auto-Precharge, Low: no Auto-Precharge). A10 AP is sampled during Precharge
		command to determine whether the Precharge applies to one bank (A10 Low) or all banks
		(A10 High). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 /BC	Input	Burst Chop: A12 /BC is sampled during Read and Write commands to determine if burst
		chop (on-the-fly) will be performed. (High: no burst chop, Low: burst chopped). See
		"Command Truth Table" on Page 12 for details.
DQ(DQL0~7),	Input/	Data Input/Output: Bi-directional data bus.
DQSL,/DQSL	Input/	Data Strobe: Output with read data, input with write data. Edge-aligned with read data,
DQSU, /DQSU	Output	centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU
		corresponds to the data on DQU0-DQU7. The data strobe DQSL and DQSU are paired with
		differential signals /DQSL and /DQSU, respectively, to provide differential pair signaling to
		the system during reads and writes. DDR3 SDRAM supports differential data strobe only
		and does not support single-ended.
/RESET	Input	Active Low Asynchronous Reset: Reset is active when /RESET is Low, and inactive
		when /RESET is High. /RESET must be High during normal operation. /RESET is a CMOS
		rail to rail signal with DC High and Low are 80% and 20% of $V_{\rm DD}$, /RESET active is
		destructive to data contents.
NC	_	No Connect: no internal electrical connection is present
V_{DDQ}	Supply	DQ Power Supply: 1.5 V ± 0.075 V
$V_{\sf SSQ}$	Supply	DQ Ground
V_{DD}	Supply	Power Supply: 1.5 V ± 0.075 V
$V_{ m SS}$	Supply	Ground
V_{REFDQ}	Supply	Reference Voltage for DQ
V_{REFCA}	Supply	Reference Voltage for Command and Address inputs
ZQ	Supply	Reference ball for ZQ calibration

Note: Input only pins (BA0-BA2, A0-A13, /RAS, /CAS, /WE, /CS, CKE, ODT, and /RESET) do not supply termination.

Publication Date: May. 2015 Revision: 1.3 9/50 Deutron Electronics Corp.

Functional Description

Truth Tables

The truth tables list the input signal values at a given clock edge which represent a command or state transition expected to be executed by the DDR3 SDRAM. Command Truth Table lists all valid commands to the DDR3 SDRAM. For a detailed description of the various power mode entries and exits please refer to Clock Enable Truth Table. In addition, the DM functionality is described in Data Mask Truth Table.

Command Truth Table

		CI	KE					BA0	A13	A12	A10	A0	
Function	Abbreviation	Previous Cycle	Current Cycle	CS	RAS	CAS	WE	BA2	- A14	BC	AP	- A9,A11	Notes
Mode Register Set	MRS	Н	Н	L	L	L	L	BA		OI	P Code		
											1	1	
Refresh	REF	Н	Н	L	L	L	Н	V	V	V	V	V	
Self Refresh Entry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	7,9,12
Self Refresh Exit	SRX	L	Н	Н	X	X	X	X	X	X	X	X	7,8,9,12
Single Bank Precharge	PRE	Н	Н	L	L	Н	L	BA	V	V	L	V	
Precharge all Banks	PREA	Н	HA	*	Б	A	L	V	V	V	Н	V	
Bank Activate	ACT	Н	H	L		Н	Н	ВА		Row Ad	ddress	(RA)	
Write (Fixed BL8 or BL4)	WR	Н	Н	L	Н	L	L	ВА	RFU	V	L	CA	
Write (BL4, on the Fly)	WRS4	Н	Н	L	Н	L	L	ВА	RFU	L	L	CA	
Write (BL8, on the Fly)	WRS8	Н	Н	L	Н	L	L	ВА	RFU	Н	L	CA	
Write with Auto Precharge (Fixed BL8 or BL4)	WRA	Н	Н	L	Н	L	L	ВА	RFU	V	Н	CA	
Write with Auto Precharge (BL4, on the Fly)	WRAS4	Н	Н	L	Н	L	L	ВА	RFU	L	Н	CA	
Write with Auto Precharge (BL8, on the Fly)	WRAS8	Н	Н	L	Н	L	L	ВА	RFU	Н	Н	CA	
Read (Fixed BL8 or BL4)	RD	Н	Н	L	Н	L	Н	ВА	RFU	V	L	CA	
Read (BL4, on the Fly)	RDS4	Н	Н	L	Н	L	Н	ВА	RFU	L	L	CA	
Read (BL8, on the Fly)	RDS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	L	CA	
Read with Auto Precharge (Fixed BL8 or BL4)	RDA	Н	Н	L	Н	L	Н	ВА	RFU	V	Н	CA	
Read with Auto Precharge (BL4, on the Fly)	RDAS4	Н	Н	L	Н	L	Н	ВА	RFU	L	Н	CA	
Read with Auto Precharge (BL8, on the Fly)	RDAS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	Н	CA	
No Operation	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	V	10
Device Deselected	DES	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	11
ZQ calibration Long	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Х	Н	Х	

Deutron Electronics Corp. Publication Date: May. 2015

Revision: 1.3 10/50

ZQ calibration Short	ZQCS	Н	Н	L	Н	Н	L	Х	Х	Х	L	Х	
Power Down Entry	PDE	Н	L	L H	H X	H X	H X	V X	V X	V X	V X	V X	6,12
Power Down Exit	PDX	L	Н	L	Н	Н	Н	V	V	V	V	V	6,12

Note

- 1. All DDR3 SDRAM commands are defined by states of CS, RAS, CAS, WE and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device density and configuration dependant
- 2. RESET is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.
- 3. Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register
- 4. "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level"
- 5. Burst reads or writes cannot be terminated or interrupted and Fixed/on the fly BL will be defined by MRS
- 6. The Power Down Mode does not perform any refresh operations.
- 7. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 8. Self refresh exit is asynchronous.
- 9. VREF(Both VREFDQ and VREFCA) must be maintained during Self Refresh operation.
- 10. The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the No operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
- 11. The Deselect command performs the same function as a No Operation command.
- 12. Refer to the CKE Truth Table for more detail with CKE transition

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 11/50

Clock Enable (CKE) Truth Table for Synchronous Transitions

Current State 1)	CKE(N-1) ²⁾	CKE(N) ²⁾	Command (N) ³⁾	Action (N) ³⁾	Note
	Previous Cycle	Current Cycle	/RAS, /CAS, /WE, /CS		
Power Down	L	L	X	Maintain Power Down	4)5)6)7)8)9)
	L	Н	DES or NOP	Power Down Exit	4)5)6)7)8)10)
Self Refresh	L	L	X	Maintain Self Refresh	4)5)6)7)9)11)
	L	Н	DES or NOP	Self Refresh Exit	4)5)6)7)11)12)13)
Bank(s) Active	Н	L	DES or NOP	Active Power Down Entry	4)5)6)7)8)10)14)
Reading	Н	L	DES or NOP	Power Down Entry	4)5)6)7)8)10)14)15)
Writing	Н	L	DES or NOP	Power Down Entry	4)5)6)7)8)10)14)15)
Precharging	Н	L	DES or NOP	Power Down Entry	4)5)6)7)8)10)14)15)
Refreshing	Н	L	DES or NOP	Precharge Power Down Entry	4)5)6)7)10)
All Banks Idle	Н	L	DES or NOP	Precharge Power Down Entry	4)5)6)7)10)8)14)16)
	Н	L	REF	Self Refresh Entry	4)5)6)7)14)16)17)
Any other state	Refer to "Cor	mmand Truth	Table" on Page 10 for more	e detail with all command signals	4)5)6)7)18)

- 1) Current state is defined as the state of the DDR3 SDRAM immediately prior to clock edge N.
- 2) CKE(N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 3) COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here.
- 4) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 5) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 6) CKE must be registered with the same value on $t_{\text{CKE.MIN}}$ consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the $t_{\text{CKE.MIN}}$ clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{\text{IS}} + t_{\text{CKE.MIN}} + t_{\text{IH}}$.
- 7) DES and NOP are defined in "Command Truth Table" on Page 10.
- 8) The Power Down does not perform any refresh operations
- 9) X means Don't care (including floating around V_{REFCA}) in Self Refresh and Power Down. It also applies to address pins.
- 10) Valid commands for Power Down Entry and Exit are NOP and DES only
- 11) $V_{\rm REF}$ (both $V_{\rm REFCA}$ and $V_{\rm REFDQ}$) must be maintained during Self Refresh operation.
- 12) On Self Refresh Exit DES or NOP commands must be issued on every clock edge occurring during the $t_{\rm XS}$ period. Read, or ODT commands may be issued only after $t_{\rm XSDLL}$ is satisfied.
- 13) Valid commands for Self Refresh Exit are NOP and DES only.
- 14) Self Refresh can not be entered while Read or Write operations are in progress.
- 15) If all banks are closed at the conclusion of a read, write or precharge command then Precharge Power-down is entered, otherwise Active Power-down is entered.
- 16) 'Idle state' is defined as all banks are closed (t_{RP}, t_{DAL}, etc. satisfied), no data bursts are in progress, CKE is High, and all timings

Publication Date: May. 2015 Revision: 1.3 12/50

Deutron Electronics Corp.

from previous operations are satisfied (t_{MRD} , t_{MOD} , t_{RFC} , $t_{ZQ.INIT}$, $t_{ZQ.OPER}$, t_{ZQCS} , etc.) as well as all Self-Refresh exit and Power-Down Exit parameters are satisfied (t_{XS} , t_{XP} , t_{XPDLL} , etc.).

- 17) Self Refresh mode can only be entered from the All Banks Idle state.
- 18) Must be a legal command as defined in "Command Truth Table" on Page 10.

Data Mask (DM) Truth Table

Deutron Electronics Corp.

Name (Function)	DM	DQs
Write Enable	L	Valid
Write Inhibit	Н	x



Publication Date: May. 2015 Revision: 1.3 13/50

Mode Register 0 (MR0)

The mode register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR (write recovery time for auto-precharge) and DLL control for precharge Power-Down, which includes various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting Low on /CS, /RAS, /CAS, /WE, BA0, BA1, and BA2, while controlling the states of address pins according to MR0 Mode register definition

BA2	BA1	BA0	A14 A	13 A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A04
0	0	0	01)	PPD		WR	is .	DLL	TM		CL	37	RBT	CL	Е	BL₽
						10	i.				î	ii.	J			ii.

Field	Bits ¹⁾	Description
BL	A[1:0]	Burst Length (BL) and Control Method
		Number of sequential bits per DQ related to one Read/Write command.
		00 _B BL8MRS mode with fixed burst length of 8. A12 /BC at Read or Write command time is Don't care at read or write command time.
		01 _B BLOTF on-the-fly (OTF) enabled using A12 /BC at Read or Write command time. When A12 /BC
		is High during Read or Write command time a burst length of 8 is selected (BL8OTF mode). When
		A12 /BC is Low, a burst chop of 4 is selected (BC4OTF mode). Auto-Precharge can be enabled or
		disabled.
RBT	A3	Read Burst Type
		0 _B Nibble Sequential
CL	A[6:4,2]	CAS Latency (CL)
		CAS Latency is the delay, in clock cycles, between the internal Read command and the availability of the
		first bit of output data.
		Note: For more information on the supported CL and AL settings based on the operating clock frequency,
		refer to "Speed Bins" on Page 35.
		Note: All other bit combinations are reserved.
		0000 _B RESERVED
		0010 _B 5
		0100 _B 6 0110 _B 7
		1000 _B 8
		1010 _B 9

Deutron Electronics Corp. Publication Date: May. 2015

Revision: 1.3 14/50

Field	Bits ¹⁾	Description
TM	A7	Test Mode
		The normal operating mode is selected by MR0(bit A7 = 0) and all other bits set to the desired values shown in
		this table. Programming bit A7 to a 1 places the DDR3 SDRAM into a test mode that is only used by the SDRAM
		manufacturer and should NOT be used. No operations or functionality is guaranteed if A7 = 1.
		0 _B Normal Mode
DLLres	A8	DLL Reset
		The internal DLL Reset bit is self-clearing, meaning it returns back to the value of 0 after the DLL reset function
		has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Any time the DLL reset
		function is used, $t_{\rm DLLK}$ must be met before any functions that require the DLL can be used (i.e. Read commands or
		synchronous ODT operations).
WR	A[11:9]	Write Recovery for Auto-Precharge
		Number of clock cycles for write recovery during Auto-Precharge. WR _{MIN} in clock cycles is calculated by dividing $t_{\text{WR.MIN}}$ (in ns) by the actual $t_{\text{CK.AVG}}$ (in ns) and rounding up to the next integer: WR.MIN [n_{CK}] = Roundup($t_{\text{WR.MIN}}$ [ns] / $t_{\text{CK.AVG}}$ [ns]). The WR value in the mode register must be programmed to be equal or larger than WR.MIN. The resulting WR value is also used with t_{RP} to determine t_{DAL} . Since WR of 9 and 11 is not implemented in DDR3 and the above formula results in these values, higher values have to be programmed. $000_{\text{B}} \text{Reserved}$ $001_{\text{B}} 5$ $010_{\text{B}} 6$ $011_{\text{B}} 7$ $100_{\text{B}} 8$ $101_{\text{B}} 10$ $110_{\text{B}} 12$ $111_{\text{B}} 14$
PPD	A12	Precharge Power-Down DLL Control
		Active Power-Down will always be with DLL-on. Bit A12 will have no effect in this case. For Precharge
		Power-Down, bit A12 in MR0 is used to select the DLL usage as shown below.
		0 _B Slow Exit. DLL is frozen during precharge Power-down.Read and synchronous ODT commands are only allowed after <i>t</i>
		 allowed after t_{XPDLL}. 1_B Fast Exit. DLL remains on during precharge Power-down. Any command can be applied after t_{XP}, provided that other timing parameters are satisfied.

¹⁾ A13 , A14- even if not available on a specific device - must be programmed to 0

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 15/50

Mode Register 1 (MR1)

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, R_{TT} Nom impedance, additive latency (AL), Write leveling enable and Qoff (output disable). The Mode Register MR1 is written by asserting Low on CS, RAS, CAS, WE, High on BA0 and Low on BA1and BA2, while controlling the states of address pins according to **MR1 Mode register definition**.

BA2	BA1	BA0	A14 A1	13 A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0↔
0	0	1	01)	Qoff	0	0	RTT_ nom	0	Level	RTT_ nom	DIC	,	L	RTT_ nom	DIC	DLLŲ

MR1 Mode Register Definition (BA[2:0]=001B)

Field	Bits ¹⁾	Description
DLLdis	A0	DLL Disable
		The DLL must be enabled for normal operation. DLL enable is required during power up initialization,
		after reset and upon returning to normal operation after having the DLL disabled. During normal
		operation (DLL-on) with MR1(A0 = 0), the DLL is automatically disabled when entering Self-Refresh
		operation and is automatically re-enabled and reset upon exit of Self-Refresh operation. Any time the DLL
		is enabled, a DLL reset must be issued afterwards. Any time the DLL is reset, t_{DLLK} clock cycles must
		occur before a Read or synchronous ODT command can be issued to allow time for the internal clock to
		be synchronized with the external clock. Failing to wait for synchronization to occur may result in a
		violation of the t_{DQSCK} , t_{AON} , t_{AOF} or t_{ADC} parameters. During t_{DLLK} , CKE must continuously be registered
		high. DDR3 SDRAM does not require DLL for any Write operation.
DIC	A[5, 1]	Output Driver Impedance Control
		Note: All other bit combinations are reserved.
		00: RZQ/6
		01 _B Nominal Drive Strength RON34 = RQZ/7 (nominal 34.3 Ω , with nominal RZQ = 240 Ω)
R _{TT_NOM}	A[9, 6, 2]	Nominal Termination Resistance of ODT
		Notes
		1. If R_{TT_NOM} is used during Writes, only the values $R_{ZQ}/2$, $R_{ZQ}/4$ and $R_{ZQ}/6$ are allowed.
		2. In Write leveling Mode (MR1[bit7] = 1) with MR1[bit12] = 1, all R_{TT} _Nom settings are allowed; in
		Write Leveling Mode (MR1[bit7] = 1) with MR1[bit12] = 0, only R_{TT_NOM} settings of $R_{ZQ}/2$, $R_{ZQ}/4$ and
		R_{ZQ} /6 are allowed.
		3. All other bit combinations are reserved.
		$000_{\rm B}$ ODT disabled, $R_{\rm TT_NOM}$ = off, Dynamic ODT mode disabled $001_{\rm B}$ RTT60 = RZQ / 4 (nominal 60 Ω with nominal RZQ = 240 Ω)
		$\begin{array}{ll} 001_{B} & \text{RTT60} = \text{RZQ} / 4 \text{(nominal 60} \Omega \text{with nominal RZQ} = 240 \Omega) \\ 010_{B} & \text{RTT120} = \text{RZQ} / 2 \text{(nominal 120} \Omega \text{with nominal RZQ} = 240 \Omega \\ 011_{B} & \text{RTT40} = \text{RZQ} / 6 \text{(nominal 40} \Omega \text{with nominal RZQ} = 240 \Omega) \end{array}$
Field	Bits ¹⁾	Description

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 16/50

	т —	
AL	A[4, 3]	Additive Latency (AL)
		Any read or write command is held for the time of Additive Latency (AL) before it is issued as internal read
		or write command.
		Notes
		1. AL has a value of CL - 1 or CL - 2 as per the CL value programmed in the MR0 register.
		00_B AL = 0 (AL disabled)
		01_{B} AL = CL - 1 10_{B} AL = CL - 2
		11 _B Reserved
Write	A7	Write Leveling Mode
Leveling		0 _B Write Leveling Mode Disabled, Normal operation mode
enable		1 _B Write Leveling Mode Enabled
TDQS	A11	0: Disabled
enable		1: Enabled
Qoff	A12	Output Disable
		Under normal operation, the SDRAM outputs are enabled during read operation and write leveling for
		driving data (Qoff bit in the MR1 is set to 0_B). When the Qoff bit is set to 1_B , the SDRAM outputs (DQ,
		DQS, /DQS) will be disabled - also during write leveling. Disabling the SDRAM outputs allows users to
		run write leveling on multiple ranks and to measure I_{DD} currents during Read operations, without
		including the output.
		o _B Output buffer enabled
		1 _B Output buffer disabled

¹⁾ A13 , A14 - even if not available on a specific device - must be programmed to $0_{\rm B}$.

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 17/50

Mode Register 2 (MR2)

The Mode Register MR2 stores the data for controlling refresh related features, R_{TT_WR} impedance, and CAS write latency. The Mode Register MR2 is written by asserting Low on CS, RAS, CAS, WE, High on BA1 and Low on BA0 and BA2, while controlling the states of address signals according to **MR2 Mode register definition**.

BA	BA1	BA0	A14 A	13 A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A04
0	1	0	01)	0	0	Rtt.	WR	0	SRT	ASR	CI	NL			PASI	! R≁

MR2 Mode Register Definition (BA[2:0]=010B)

Field	Bits ¹⁾	Description
PASR	A[2:0]	Partial Array Self Refresh (PASR)
		If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified self
		refresh location may get lost if self refresh is entered. During non-self-refresh operation, data integrity will be
		maintained if $t_{\rm REFI}$ conditions are met.
		$000_{\rm B}$ Full array (Banks $000_{\rm B}$ - $111_{\rm B}$) $001_{\rm B}$ Half Array(Banks $000_{\rm B}$ - $011_{\rm B}$)
		010 _B Quarter Array(Banks 000 _B - 011 _B)
		011 _B 1/8th array (Banks 000 _B)
		100 _B 3/4 array(Banks 010 _B - 111 _B) 101 _B Half array(Banks 100 _B - 111 _B)
		110 _B Quarter array(Banks 110 _B - 111 _B)
		111 _B 1/8th array(Banks 111 _B)
CWL	A[5:3]	CAS Write Latency (CWL)
		Number of clock cycles from internal write command to first write data in.
		Note: All other bit combinations are reserved.
		$000_{ m B}$ 5 (3.3 ns $\geq t_{ m CK.AVG} \geq$ 2.5 ns)
		001_{B} 6 (2.5 ns > $t_{CK,AVG} \ge 1.875$ ns)
		$010_{\rm B}$ 7 (1.875 ns > $t_{\rm CK,AVG} \ge 1.5$ ns) $011_{\rm B}$ 8 (1.5 ns > $t_{\rm CK,AVG} \ge 1.25$ ns)
		Note: Besides CWL limitations on $t_{CK,AVG}$, there are also $t_{AA,MIN/MAX}$ restrictions that need to be observed. For details, please refer to Speed Bins .
RFU	A6	0: Manual SR reference (SRT)
		1: ASR enable (Optional).

¹⁾ A13,A14 - even if not available on a specific device - must be programmed to 0_B.

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 18/50

Mode Register 3 (MR3)

Deutron Electronics Corp.

The Mode Register MR3 controls Multipurpose registers and optional On-die thermal sensor (ODTS) feature. The Mode Register MR3 is written by asserting Low on CS, RAS, CAS, WE, High on BA1 and BA0, and Low on BA2 while controlling the states of address signals according to **MR3 Mode Register Definition**

BA2	BA1	BA0	A14 A	13 A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A04
0	1	1	01)	0	0	0	0	0	0	0	0	0	0	MPR	MPF	R loc

MR3 Mode Register Definition (BA[2:0]=011B)

Field	Bits ¹⁾	Description
MPR loc	A[1:0]	Multi Purpose Register Location 00 _B Pre-defined data pattern for read synchronization 01 _B RFU 10 _B RFU 11 _B ODTS On-Die Thermal sensor readout (optional)
MPR	A2	Multi Purpose Register Enable Note: When MPR is disabled, MR3 A[1:0] will be ignored. OB MPR disabled, normal memory operation Dataflow from the Multi Purpose register MPR

¹⁾ A13 ,A14- even if not available on a specific device - must be programmed to $0_{\rm B}$.

Publication Date: May. 2015 Revision: 1.3 19/50

Burst Order

Accesses within a given burst may be interleaved or nibble sequential depending on the programmed bit A3 in the mode register MR0.Regarding read commands, the lower 3 column address bits CA[2:0] at read command time determine the start address for the read burst.Regarding write commands, the burst order is always fixed. For writes with a burst length of 8, the inputs on the lower 3 column address bits CA[2:0] are ignored during the write command. For writes with a burst being chopped to 4, the input on column address 2 (CA[2]) determines if the lower or upper four burst bits are selected. In this case, the inputs on the lower 2 column address bits CA[1:0] are ignored during the write command. The following table shows burst order versus burst start address for reads and writes of bursts of 8 as well as of bursts of 4 operation (burst chop).

Bit Order during Burst

Burst Length	Command	Colun	nn Add	Iress	Inte	erleav	ed E	Burst	Seq	uenc	e			ble s	-	entia	al Bu	ırst			Note
					Bit	Bit Order within Burst					Bit Order within Burst										
		CA2	CA1	CA0	1.	2.	3.	4.	5.	6.	7.	8.	1.	2.	3.	4.	5.	6.	7.	8.	
8	READ	0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	1)
		0	0	1	1	0	3	2	5	4	7	6	1	2	3	0	5	6	7	4	1)
		0	1	0	2	3	0	1	6	7	4	5	2	3	0	1	6	7	4	5	1)
		0	1	1	3	2	1	0	7	6	5	4	3	0	1	2	7	4	5	6	1)
		1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	1)
		1	0	1	5	4	7	6	1	0	3	2	5	6	7	4	1	2	3	0	1)
		1	1	0	6	7	4	5	2	3	0	1	6	7	4	5	2	3	0	1	1)
		1	1	1	7	6	5	4	3	2	1	0	7	4	5	6	3	0	1	2	1)
	WRITE	V	V	V	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	1)2)
4	READ	0	0	0	0	1	2	3	Т	Т	Т	Т	0	1	2	3	Т	Т	Т	Т	1)3)4)
(Burst		0	0	1	1	0	3	2	Т	Т	Т	Т	1	2	3	0	Т	Т	Т	Т	1)3)4)
,		0	1	0	2	3	0	1	Т	Т	Т	Т	2	3	0	1	Т	Т	Т	Т	1)3)4)
Chop		0	1	1	3	2	1	0	Т	Т	Т	Т	3	0	1	2	Т	Т	Т	Т	1)3)4)
Mode)		1	0	0	4	5	6	7	Т	Т	Т	Т	4	5	6	7	Т	Т	Т	Т	1)3)4)
		1	0	1	5	4	7	6	Т	Т	Т	Т	5	6	7	4	Т	Т	Т	Т	1)3)4)
		1	1	0	6	7	4	5	Т	Т	Т	Т	6	7	4	5	Т	Т	Т	Т	1)3)4)
		1	1	1	7	6	5	4	Т	Т	Т	Т	7	4	5	6	Т	Т	Т	Т	1)3)4)
	WRITE	0	V	V	0	1	2	3	Χ	Χ	Χ	Х	0	1	2	3	Х	Х	Х	Х	1)2)4)5)
		1	V	V	4	5	6	7	Х	Х	Х	Χ	4	5	6	7	Х	Χ	Χ	Х	1)2)4)5)

- 1) 0...7 bit number is value of CA[2:0] that causes this bit to be the first read during a burst.
- 2) V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.
- 3) T: output drivers for data and strobe are in high impedance.
- 4) In case of BC4MRS (burst length being fixed to 4 by MR0 setting), the internal write operation starts two clock cycles earlier than for the BL8 modes. This means that the starting point for twR and twTR will be pulled in by two clocks. In case of BC4OTF mode (burst length being selected on-the-fly via A12 | /BC), the internal write operation starts at the same point in time as a burst of 8 write operation. This means that during on-the-fly control, the starting point for twR and twTR will not be pulled in by two clocks.
- 5) X: Don't Care

Publication Date: May. 2015 Revision: 1.3 20/50

Deutron Electronics Corp.

Operating Conditions and Interface Specification

Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Note
		Min.	Max.		
Voltage on V_{DD} ball relative to V_{SS}	V_{DD}	-0.4	+1.975	V	1)2)
Voltage on $V_{\rm DDQ}$ ball relative to $V_{\rm SS}$	V_{DDQ}	-0.4	+1.975	V	1)2)
Voltage on any ball relative to $V_{\rm SS}$	V_{IN},V_{OUT}	-0.4	+1.975	V	1)
Storage Temperature	T_{STG}	– 55	+100	°C	1)3)

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2) V_{DD} and V_{DDQ} must be within 300mV of each other at all times. V_{REFDQ} and V_{REFCA} must not be greater than 0.6 x V_{DDQ} . When V_{DD} and
 - $V_{\mbox{DDQ}}$ are less than 500 mV, $V_{\mbox{REFDQ}}$ and $V_{\mbox{REFCA}}$ may be equal or less than 300 mV.
- Storage Temperature is the case surface temperature on the center/top side of the SDRAM. For the measurement conditions, please refer to JESD51-2 standard.

Operating Conditions

SDRAM Component Operating Temperature Range

		IDA R			
Parameter	Symbol	Min.	Max.	Unit	Note
Normal Operating Temperature Range		0	95	°C	1)2)3)
Industrial Operating Temperature Range	T_{OPER}	-40	95	°C	1)2)3)
Extended Temperature Range		85	95	°C	1)3)4)

- 1) Operating Temperature *T*_{OPER} is the case surface temperature on the center / top side of the SDRAM. For measurement conditions, please refer to the industry standard document JESD51-2.
- 2) The Normal Temperature Range specifies the temperatures where all SDRAM specification will be supported.
- During operation, the SDRAM operating temperature must be maintained above 0 °C under all operating conditions. Either the device operating temperature rating or the optional ODTS MPR Readout function (See Chapter 2.18, On-Die Thermal Sensor (ODTS)) may be used to set an appropriate refresh rate and/or to monitor the maximum operating temperature. When using the optional ODTS MPR Readout function, the actual device operating temperature may be higher than the TOPER rating that applies for the Normal or Extended

Temperature Ranges. For example, T_{CASE} may be above 85 °C when the ODTS indicates that 1X refresh is supported.

4) Some application require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C operating temperature.

Full specifications are provided in this range, but the following additional conditions apply:

- a) Refresh commands have to be doubled in frequency, therefore reducing the Refresh interval tRFFI to 3.9 µs.
- b) If Self-Refresh operation is required in the Extended Temperature Range, than it is mandatory to use the Manual Self-Refresh mode

with Extended Temperature Range capability (MR2 A6 = 0_B and MR2 A7 = 1_B). For SDRAM operations on DIMM module refer to DIMM module data sheets and SPD bytes for Extended Temperature and Auto Self-Refresh option availability

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 21/50

DC Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Supply Voltage	V_{DD}	1.425	1.5	1.575	V	1)2)
Supply Voltage for Output	V_{DDQ}	1.425	1.5	1.575	V	1)2)
Reference Voltage for DQ, DM inputs	$V_{REFDQ.DC}$	$0.49 \times V_{\rm DD}$	$0.5 \times V_{ m DD}$	$0.51 \times V_{\mathrm{DD}}$	V	3)4)
Reference Voltage for ADD, CMD inputs	$V_{REFCA.DC}$	$0.49 \times V_{\mathrm{DD}}$	$0.5 \times V_{ m DD}$	$0.51 \times V_{\mathrm{DD}}$	V	3)4)
External Calibration Resistor connected from ZQ ball to ground	R_{ZQ}	237.6	240.0	242.4	Ω	5)

- 1) V_{DDQ} tracks with V_{DD} . AC parameters are measured with V_{DD} and V_{DDQ} tied together
- 2) Under all conditions V_{DDQ} must be less than or equal to V_{DD} .
- 3) The ac peak noise on V_{REF} may not allow V_{REF} to deviate from $V_{REF,DC}$ by more than $\pm 1\%$ V_{DD} (for reference: approx. ± 15 mV).
- 4) For reference: approx. $V_{DD}/2 \pm 15 \text{ mV}$.
- 5) The external calibration resistor R_{ZQ} can be time-shared among DRAMs in multi-rank DIMMs.

Input and Output Leakage Currents

Parameter	Symbol	Condition	Rating		Unit	Note
			Min.	Max.		
Input Leakage Current	I_{IL}	Any input 0 V < $V_{\rm IN}$ < $V_{\rm DD}$	-2	+2	μΑ	1)2)
Output Leakage Current	I_{OL}	$0V < V_{OUT} < V_{DDQ}$	- 5	+5	μΑ	2)3)

- 1) All other pins not under test = 0 V.
- 2) Values are shown per ball.
- 3) DQ's, DQS, /DQS and ODT are disabled.




Interface Test Conditions

Figure 2 represents the effective reference load of 25Ω used in defining the relevant timing parameters of the device as well as for output slew rate measurements. It is not intended as either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment.

Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.

Reference Load for AC Timings and Output Slew Rates



The Timing Reference Points are the idealized input and output nodes / terminals on the outside of the packaged SDRAM device as they would appear in a schematic or an IBIS model. The output timing reference voltage level for single ended signals is the cross point with $V_{\rm TT}$. The output timing reference voltage level for differential signals is the cross point of the true (e.g. DQS) and the complement (e.g. /DQS) signal.

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 22/50

Voltage Levels

DC and AC Logic Input Levels

Single-Ended Signals

DC and AC Input Levels for Single-Ended Command, Address and Control Signals

Parameter	Symbol	DDR3-1066,13	33,1600,	DDR3-1866	Unit	Note	
		Min.	Max.	Min.	Max.		
DC input logic high	V _{IH.CA.DC}	V _{REF} + 0.100	V_{DD}	$V_{\sf REF}$ + 0.100	V_{DD}	V	1)
DC input logic low	$V_{IL.CA.DC}$	V_{SS}	V _{REF} - 0.100	V_{SS}	V_{REF} - 0.100	V	1)
AC input logic high	V _{IH.CA.AC}	V _{REF} + 0.175	See 2)			V	1)
AC input logic low	V _{IL.CA.AC}	See 2)	V _{REF} - 0.175			V	1)

¹⁾ For input only pins except RESET: $V_{\text{REF}} = V_{\text{REF.CA}}$

DC and AC Input Levels for Single-Ended DQ and DM Signals

Parameter	Symbol	DDR3-1066		DDR3-1333,1600,1866			Note
		Min.	Max.	Min.	Max.		
DC input logic high	V _{IH.DQ.DC}	$V_{\sf REF}$ + 0.100	V_{DD}	$V_{\sf REF}$ + 0.100	V_{DD}	V	1)
DC input logic low	V _{IL.DQ.DC}	$V_{\rm SS}$	V _{REF} - 0.100	V_{SS}	V _{REF} - 0.100	V	1)
AC input logic high	V _{IH.DQ.AC}	V _{REF} + 0.175	See ²⁾			V	1) 3)
AC input logic low	$V_{IL.DQ.AC}$	See 2)	V _{REF} - 0.175			V	1) 3)

¹⁾ For DQ and DM: VREF = VREFDQ, for input only signals except RESET: VREF = VREFCA

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 23/50

²⁾ See Overshoot and Undershoot Specification.

²⁾ See Overshoot and Undershoot Specification.

³⁾ Single ended swing requirement for DQS, /DQS is 350 mV (peak to peak). Differential swing requirement for DQS, /DQS is 700 mV (peak to peak).

Differential Swing Requirement for Differential Signals

Differential swing requirement for clock (CK - /CK) and strobe (DQS - /DQS)

Parameter	Symbol	DDR3-1066, DDR3-1333.	DDR3-1600	Unit	Note
		Min.	Max.		
Differential input high	$V_{IH.DIFF}$	+0.200	See 1)	V	2)
Differential input low	$V_{IL.DIFF}$	See ¹⁾	-0.200	V	2)
Differential input high AC	$V_{IH.DIFF.AC}$	$2 \times (V_{\text{IH.AC}} - V_{\text{REF}})$ 3)	See 1)	V	4)
Differential input low AC	$V_{IL.DIFF.AC}$	See 1)	2 x (V _{REF} - V _{IL.AC}) ⁵⁾	V	4)

- 1) These values are not defined, however they single-ended signals CK, /CK, DQS, /DQS need to be within the respective limits (VIH.DC.MAX, VIL.DC.MIN) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to Chapter 3.9.
- 2) Used to define a differential signal slew-rate.
- B) Clock: us e VIH.CA.AC for VIH.AC. Strobe: use VIH.DQ.AC for VIH.AC.
- 4) For CK /CK use VIH /VIL.AC of ADD/CMD and VREFCA; for DQS /DQS use VIH /VIL.AC of DQs and VREFDQ;
- if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- 5) Clock: use VIL.CA.AC for VIL.AC. Strobe: use VIL.DQ.AC for VIL.AC.

Allowed Time Before Ringback (tDVAC) for CK - /CK and DQS - /DQS

Slew Rate [V/ns]	t _{DVAC} [ps] @ V _{IH/IL.DIFF.AC} = 350m	V	t _{DVAC} [ps] @ V _{IH/IL.DIFF.AC} = 300m	,
	Min.	Max.	Min.	Max.
> 4.0	75	HRA	175	_
4.0	57		170	_
3.0	50	_	167	_
2.0	38	_	163	_
1.8	34	_	162	_
1.6	29	_	161	_
1.4	22	_	159	_
1.2	13	_	155	_
1.0	0	_	150	_
<1.0	0	_	150	_

Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (CK, DQS, /CK, /DQS,) has also to comply with certain requirements for single-ended signals.

CK and /CK have to approximately reach VSEH.MIN / VSEL.MAX (approximately equal to the ac-levels (VIH.AC / VIL.AC) for ADD/CMD signals) in every half-cycle.

DQS, /DQS have to reach $V_{\rm SEL.MAX}$ (approximately the ac-levels ($V_{\rm IH.AC}$ / $V_{\rm IL.AC}$) for DQ signals) in every half-cycle proceeding and following a valid transition.

Note that the applicable ac-levels for ADD/CMD and DQs might be different per speed-bin etc. E.g. if $V_{\rm IH150.AC}$ / $V_{\rm IL150.AC}$ is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK and /CK.

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 24/50

Note that while ADD/CMD and DQ signal requirements are with respect to V_{ref} , the single-ended components of differential signals have a requirement with respect to $V_{\rm DD}/2$; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time.

For single-ended components of differential signals the requirement to reach $V_{\text{SEL.MAX}}$, $V_{\text{SEH.MIN}}$ has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Each Single-Ended Levels for CK, DQS, /DQS, /CK

Parameter	Symbol	DDR3-1066, 1333, 1600,18	66	Unit	Note
		Min.	Max.		
Single-ended high-level for strobes	V_{SEH}	$V_{\mathrm{IH.AC}}$ - V_{REFDQ} + V_{DDQ} /2	See 1)	V	2)3)
Single-ended high-level for CK, CK	V_{SEH}	$V_{\mathrm{IH.AC}}$ - V_{REFCA} + $V_{\mathrm{DD}}/2$	See 1)	V	
Single-ended low-level for strobes	V_{SEL}	See 1)	$V_{\rm IL.AC}$ + $V_{\rm REFDQ}$ - $V_{\rm DDQ}/2$	V	
Single-ended low-level for CK, CK	V_{SEL}	See 1)	$V_{\rm IL.AC}$ + $V_{\rm REFCA}$ - $V_{\rm DD}/2$	V	

- 1) These values are not defined, however they single-ended signals CK, /CK, DQS, /DQS need to be within the respective limits (VIH.DC.MAX, VIL.DC.MIN) for single-ended signals as well as the limitations for overshoot and undershoot.
- Por CK, /CK use VIH.AC /VIL.AC of ADD/CMD; for strobes (DQS, /DQS) use VIH.AC/VIL.AC of DQs.
- 3) VIH.AC/VIL.AC for DQs is based on VREFDQ; VIH.AC/VIL.AC for ADD/CMD is based on VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

Cross Point Voltage for Differential Input Signals (CK, DQS)

Symbol	Parameter	DDR3-1066, 1333, 1600,1866		Unit	Note
		Min.	Max.		
V_{IX}	Differential Input Cross Point Voltage relative to $V_{\rm DD}/2$ for CK - CK—	_150 _175	150 175	mV mV	1)
V_{IX}	Differential Input Cross Point Voltage relative to $V_{\rm DD}/2$ for DQS -DQS	-150	150	mV	

¹⁾ Extended range for VIX is only allowed for clock and if single-ended clock input signals CK and /CK are monotonic, have a single-ended swing VSEL/VSEH (see Single-Ended Requirements for Differential Signals) of at least VDD/2 +/-250 mV and if the differential slew rate of CK - /CK is larger than 3 V/ns.

DC and AC Output Measurements Levels

DC and AC Output Levels for Single-Ended Signals

Parameter	Symbol	Value	Unit	Note
DC output high measurement level (for output impedance measurement)	$V_{OH.DC}$	$0.8 \times V_{\rm DDQ}$	٧	
DC output mid measurement level (for output impedance measurement)	$V_{OM.DC}$	$0.5 \times V_{\rm DDQ}$	>	
DC output low measurement level (for output impedance measurement)	$V_{OL.DC}$	$0.2 \times V_{\rm DDQ}$	V	

Parameter	Symbol	Value	Unit	Note
AC output high measurement level (for output slew rate)	$V_{OH.AC}$	V_{TT} + 0.1 x V_{DDQ}	V	1)
AC output low measurement level (for output slew rate)	$V_{OL.AC}$	V_{TT} - 0.1 x V_{DDQ}	V	1)

¹⁾ Background: the swing of \pm 0.1 x VDDQ is based on approximately 50% of the static differential output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT = VDDQ / 2.

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 25/50

AC Output Levels for Differential Signals

Parameter	Symbol	Value		Unit	Note
		Min.	Max.		
AC differential output high measurement level (for output slew rate)	$V_{OH.DIFF.AC}$	+0.2 x $V_{\rm DDQ}$	•	V	1)
AC differential output low measurement level (for output slew rate)	$V_{OL.DIFF.AC}$	$-0.2 \text{ x } V_{\mathrm{DDQ}}$		V	1)
Deviation of the output cross point	V_{OX}	-100	100	mV	2)
voltage from the termination voltage					

Background: the swing of ± 0.2 x VDDQ is based on approximately 50% of the static differential output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT = VDDQ / 2 at each of the differential outputs.

Output Slew Rates

Parameter	Symbol	DDR3-1066 /-13	33 /-1600/-1866	Unit	Note
		Min.	Max.		
Single-ended Output Slew Rate	SRQse	2.5	5	V / ns	1)2)
Differential Output Slew Rate	SRQdiff	5	12	V / ns	

For RON = RZQ/7 settings only. 1)

Background for Symbol Nomenclature: SR: Slew Rate; Q: Query Output; se: single-ended; diff: differentia 2)



Publication Date: May. 2015 Deutron Electronics Corp.

26/50 Revision: 1.3

With an effective test load of 25 Ω to VTT = VDDQ/2 at each of the differential outputs (see Interface Test Conditions).

ODT DC Impedance and Mid-Level Characteristics

Symbol	Description	V _{OUT} Condition	Min.	Nom.	Max.	Unit	Note
R _{TT120}	$R_{\rm TT}$ effective = 120 Ω		0.9	1.0	1.6	$R_{ZQ}/2$	1)2)3)4)
R _{TT60}	$R_{\rm TT}$ effective = 60 Ω		0.9	1.0	1.6	$R_{ZQ}/4$	1)2)3)4)
R_{TT40}	$R_{\rm TT}$ effective = 40 Ω	$V_{IL.AC}$ and $V_{IH.AC}$	0.9	1.0	1.6	$R_{ZQ}/6$	1)2)3)4)
R_{TT30}	$R_{\rm TT}$ effective = 30 Ω		0.9	1.0	1.6	$R_{ZQ}/8$	1)2)3)4)
R_{TT20}	$R_{\rm TT}$ effective = 20 Ω		0.9	1.0	1.6	R _{ZQ} /12	1)2)3)4)
ΔV_{M}	Deviation of $V_{\rm M}$ with respect to $V_{\rm DDQ}$ / 2	floating	- 5	_	+5	%	1)2)3)4)5)

- With RZQ = 240 Ω .
- 2) Measurement definition for RTT : Apply VIH.AC and VIL.AC to test ball separately, then measure current I (VIH.AC) and I (VIL.AC) respectively.

RTT = [VIH.AC - VIL.AC] / [I (VIH.AC) - I (VIL.AC)]

- The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see the ODT DC Impedance Sensitivity on Temperature and Voltage Drifts.
- The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS.
- Measurement Definition for ΔVM: Measure voltage (VM) at test ball (midpoint) with no load: ΔVM = (2 × VM / VDDQ 1) × 100%.

ODT DC Impedance Sensitivity on Temperature and Voltage Drifts

If temperature and/or voltage change after calibration, the tolerance limits widen for R_{TT} according to the following tables. The following definitions are used:

 $\Delta T = T - T$ (at calibration)

 $\Delta V = V_{\rm DDQ}$ - $V_{\rm DDQ}$ (at calibration)

 $V_{\rm DD} = V_{\rm DDQ}$

Symbol	Value	AIRA	Unit	Note
	Min.	Max.		
R_{TT}	0.9 - d R_{TT} dT x Δ T - d R_{TT} dV x Δ V	1.6 + $dR_{TT}dT \times \Delta T + dR_{TT}dV \times \Delta V $	R_{ZQ} / $TISF_{RTT}$	1)

TISF_{RTT}: Termination Impedance Scaling Factor for R_{TT}:

 $TISF_{RTT} = 12 \text{ for } R_{TT020}$ $TISF_{RTT} = 8 \text{ for } R_{TT030}$

 $TISF_{RTT} = 6 \text{ for } R_{TT040}$

 $TISF_{RTT} = 4$ for R_{TT060}

 $TISF_{RTT} = 2 \text{ for } R_{TT120}$

OTD DC Impedance Sensitivity Parameters

Symbol	Value	Value		Note
	Min.	Max.		
$dR_{TT}dT$	0	1.5	%/°C	1)
$dR_{TT}dV$	0	0.15	%/mV	
Symbol	Value		Unit	Note
	Min.	Max.		
$dR_{TT}dT$	0	1.5	%/°C	1)
$dR_{TT}dV$	0	0.15	%/mV	

These parameters may not be subject to production test. They are verified by design and characterization.

Interface Capacitance

Publication Date: May. 2015 Deutron Electronics Corp.

27/50 Revision: 1.3

Definition and values for interface capacitances are provided in the following table.

Interface Capacitance Values

Parameter	Signals	Symbol	DDR3	-1066	DDR3	– 1333	DDR3	–1600	Unit N	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
Input/Output Capacitance	DQ, DM, DQS, /DQS	C_{IO}	1.5	3.0	1.5	2.5	1.5	2.3	pF	1)2)3)
Input Capacitance	CK, /CK	Сск	0.8	1.6	0.8	1.4	0.8	1.4	pF	2)3)
Input Capacitance Delta	CK, /CK	C _{DCK}	0	0.15	0	0.15	0	0.15	pF	2)3)4)
Input/Output Capacitance delta DQS and /DQS	DQS, /DQS	C _{DDQS}	0	0.2	0	0.15	0	0.15	pF	2)3)5)
Input Capacitance	All other input-only pins	<i>C</i> ₁	0.75	1.5	0.75	1.3	0.75	1.3	pF	2)3)6)
Input Capacitance delta	All CTRL input-only pins	C_{DI_CTRL}	-0.5	0.3	-0.4	0.2	-0.4	0.2	pF	2)3)7)8
Input Capacitance delta	All ADD and CMD input-only pins	C_{DLADD_CMD}	-0.5	0.5	-0.4	0.4	-0.4	0.4	pF	2)3)9)
Input/Output Capacitance delta	DQ, DM, DQS, /DQS	C_{DIO}	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2)3)11)
ZQ Capacitance	ZQ	$C_{\sf ZQ}$	_	3	_	3	-	3	pF	12)

- 1) Although the DM signal has different function, the loading matches DQ and DQS
- 2) This parameter is not subject to production test. It is verified by design and characterization. Capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD, VDDQ, VSS, VSSQ applied and all other balls floating (except the ball under test, CKE, /RESET and ODT as necessary). VDD = VDDQ = 1.5 V, VBIAS = VDD/2 and on-die termination off
- 3) This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
- 4) Absolute value of CCK CCK#
- 5) Absolute value of CIO.DQS CIO.DQS#
- 6) CI applies to ODT, /CS, CKE, A[15:0], BA[2:0], /RAS, /CAS, /WE
- 7) CDI_CTRL applies to ODT, /CS and CKE
- 8) $CDI_CTRL = CI.CTRL 0.5 \times (CI.CK + CI.CK#)$
- 9) CDI_ADD_CMD applies to A[15:0], BA[2:0], /RAS, /CAS and /WE
- 10) $C_{DI_ADD_CMD} = C_{I.ADD,CMD} 0.5 \times (C_{I.CK} + C_{I.CK\#})$
- 11) $C_{DIO} = C_{IO.DQ,DM} 0.5 \times (C_{IO.DQS} + C_{IO.DQS\#})$
- 12) Maximum external load capacitance on ZQ signal: 5 pF

Deutron Electronics Corp. Publication Date: May. 2015

Revision: 1.3 28/50


Overshoot and Undershoot Specification

AC Overshoot / Undershoot Specification for Address and Control Signals

Parameter	DDR3-1066	DDR3-1333	DDR3-1600	Unit	Note
Maximum peak amplitude allowed for overshoot area	0.4	0.4	0.4	V	1)
Maximum peak amplitude allowed for undershoot area	0.4	0.4	0.4	V	1)
Maximum overshoot area above V_{DD}	0.5	0.4	0.33	V × ns	1)
Maximum undershoot area below $V_{\rm SS}$	0.5	0.4	0.33	$V \times ns$	1)

¹⁾ Applies for the following signals: A[14:0], BA[3:0], /CS, /RAS, /CAS, /WE, CKE and ODT

AC Overshoot / Undershoot Definitions for Address and Control Signals



AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Signals


Parameter	DDR3-1066	DDR3-1333	DDR3-1600	Unit	Note
Maximum peak amplitude allowed for overshoot area	0.4	0.4	0.4	V	1)
Maximum peak amplitude allowed for undershoot area	0.4	0.4	0.4	V	1)
Maximum overshoot area above $V_{\mathtt{DDQ}}$	0.19	0.15	0.13	$V \times ns$	1)
Maximum undershoot area below $V_{\rm SSQ}$	0.19	0.15	0.13	V × ns	1)

¹⁾ Applies for CK, /CK, DQ, DQS, /DQS & DM

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 29/50

AC Overshoot / Undershoot Definitions for Clock, Data, Strobe and Mask Signals





Publication Date: May. 2015 Revision: 1.3 30/50

Speed Bins, AC Timing and IDD

The following AC timings are provided with CK and /CK and DQS and /DQS differential slew rate of 2.0 V/ns. Timings are further provided for calibrated OCD drive strength under the "Reference Load for Timing Measurements" according to Interface Test Conditions only. The CK and /CK input reference level (for timing referenced to CK and /CK) is the point at which CK and /CK cross. The DQS and /DQS reference level (for timing referenced to DQS and /DQS) is the point at which DQS and /DQS cross. The output timing reference voltage level is $V_{\rm TT}$.

Speed Bins

The following tables show DDR3 speed bins and relevant timing parameters. Other timing parameters are provided in the following chapter. For availability and ordering information of products for a specific speed bin, please see Ordering Information The absolute specification for all speed bins is TOPER and VDD = VDDQ = 1.5 V +/-0.075 V. In addition the following general notes apply.

General Notes for Speed Bins:

The CL setting and CWL setting result in tCK.AVG.MIN and tCK.AVG.MAX requirements. When making a selection of tCK.AVG, both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting

- tCK.AVG.MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller industry standard tCK.AVG value (2.5, 1.875, 1.5) when calculating CL [nCK] = tAA [ns] / tCK.AVG [ns], rounding up to the next 'Supported CL'
- tCK.AVG.MAX limits: Calculate tCK.AVG = tAA.MAX / CLSELECTED and round the resulting tCK.AVG down to the next valid speed bin limit (i.e. 3.3 ns or 2.5 ns or 1.875 ns or 1.25 ns). This result is tCK.AVG.MAX corresponding to CLSELECTED 'Reserved' settings are not allowed. User must program a different value.

Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the tables which are not subject to Production Tests but verified by Design/Characterization

- Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the tables which are not subject to Production Tests but verified by Design/Characterization
- Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the tables which are not subject to Production Tests but verified by Design/Characterization.

MIRA

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 31/50

DDR3-1066 Speed Bins

	Speed	l Bin		DDI	R3-1066		
	CL-nRC	D-nRP		7-7	Unit	Notes	
F	arameter		Symbol	Min	Max		110100
Internal read com	mand to first	data	tAA	13.125	20	ns	
Active to read or	write delay tin	ne	tRCD	13.125	-	ns	
Precharge comm	and period		tRP	13.125	-	ns	
Active to active/a	uto-refresh co	mmand time	tRC	50.625	-	ns	
Active to prechar	ge command	period	tRAS	37.5	9 * tREFI	ns	9
	CL = 5	CWL = 5	tCK(avg)	3.0	3.3	ns	1,2,3,5
	CL = 5	CWL = 6	tCK(avg)	Reserved	Reserved	ns	4
	CL = 6	CWL = 5	tCK(avg)	2.5	3.3	ns	1,2,3,5
Average Clock	CL = 0	CWL = 6	tCK(avg)	Reserved	Reserved	ns	4
Cycle Time	CL = 7	CWL = 5	tCK(avg)	Reserved	Reserved	ns	4
	GL = 7	CWL = 6	tCK(avg)	1.875	< 2.5	ns	1,2,3
	CL = 8	CWL = 5	tCK(avg)	Reserved	Reserved	ns	4
	CL = 0	CWL = 6	tCK(avg)	1.875	< 2.5	ns	1,2,3
Supported CL set	tting			5, 6, 7, 8		nCK	
Supported CWL s	setting			5,	6	nCK	

DDR3-1333 Speed Bins

Speed Bin DDR3-1333							
CL-nRCD-nRP				9-9-9			
Parameter			Symbol	Min	Max	Unit	Notes
Internal read command to first data			tAA	13.5	20	ns	10
Active to read or write delay time			tRCD	13.5	-	ns	10
Precharge command period			tRP	13.5	-	ns	10
Active to active/auto-refresh command time			tRC	49.5	-	ns	10
Active to precharge command period			tRAS	36	9 * tREFI	ns	9
Average Clock Cycle Time	CL = 5	CWL = 5	tCK(avg)	3.0	3.3	ns	1,2,3,6
		CWL = 6,7	tCK(avg)	Reserved	Reserved	ns	4
	CL = 6	CWL = 5	tCK(avg)	2.5	3.3	ns	1,2,3,6
		CWL = 6	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 7	tCK(avg)	Reserved	Reserved	ns	4
	CL = 7	CWL = 5	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 6	tCK(avg)	1.875	< 2.5	ns	1,2,3,6
		CWL = 7	tCK(avg)	Reserved	Reserved	ns	4
	CL = 8	CWL = 5	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 6	tCK(avg)	1.875	< 2.5	ns	1,2,3,6
		CWL = 7	tCK(avg)	Reserved	Reserved	ns	4
	CL = 9	CWL = 5, 6	tCK(avg)	Reserved	Reserved	ns	4

Publication Date : May. 2015 Revision : 1.3 32/50

		CWL = 7	tCK(avg)	1.5	< 1.875	ns	1,2,3
	CL = 10	CWL = 5, 6	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 7	tCK(avg)	1.5	< 1.875	ns	1,2,3
Supported CL setting			5, 6, 7, 8, 9, 10		nCK		
Supported CWL setting			5, 6, 7 nCK		nCK		

DDR3-1600 Speed Bins

Speed Bin				DDR3-1600			
	CL-nRC	D-nRP		11-11-11		1	
Parameter			Symbol	Min	Max	Unit	Notes
Internal read command to first data			tAA	13.75	20	ns	10
Active to read or	write delay tim	ne	tRCD	13.75	-	ns	10
Precharge command period			tRP	13.75	-	ns	10
Active to active/auto-refresh command time			tRC	48.75	-	ns	10
Active to precharge command period		tRAS	35	9 * tREFI	ns	9	
	CL = 5	CWL = 5	tCK(avg)	3.0	3.3	ns	1,2,3,7
	CL = 5	CWL = 6,7	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 5	tCK(avg)	2.5	3.3	ns	1,2,3,7
	CL = 6	CWL = 6	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 7	tCK(avg)	Reserved	Reserved	ns	4
	CL = 7	CWL = 5	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 6	tCK(avg)	1.875	< 2.5	ns	1,2,3,7
		CWL = 7	tCK(avg)	Reserved	Reserved	ns	4
Average Clock	CL = 8	CWL = 5	tCK(avg)	Reserved	Reserved	ns	4
Cycle Time		CWL = 6	tCK(avg)	1.875	< 2.5	ns	1,2,3,7
		CWL = 7	tCK(avg)	Reserved	Reserved	ns	4
	CL = 9	CWL = 5, 6	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 7	tCK(avg)	1.5	< 1.875	ns	1,2,3,7
	CL = 10	CWL = 5, 6	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 7	tCK(avg)	1.5	< 1.875	ns	1,2,3,7
		CWL = 8	tCK(avg)	Reserved	Reserved	ns	4
	CL = 11	CWL = 5, 6,7	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 8	tCK(avg)	1.25	< 1.5	ns	1,2,3
Supported CL setting				5, 6, 7, 8, 9, 10,11		nCK	
Supported CWL setting				5, 6,	7, 8	nCK	

Publication Date : May. 2015 Revision : 1.3 33/50 Deutron Electronics Corp.

DDR3-1866 Speed Bins

Speed Bin CL-nRCD-nRP Parameter				DDR3	3-1866		
				13-1	13-13	Unit	Notes
			Symbol	Min	Max		Notes
Internal read command to first data			tAA	13.91	20	ns	11
Active to read or write delay time			tRCD	13.91	-	ns	11
Precharge command period			tRP	13.91	-	ns	11
Active to active/auto-refresh command time			tRC	47.91	-	ns	11
Active to prechar	ge command	period	tRAS	34	9 * tREFI	ns	9
Average Clock	CL = 5	CWL = 5	tCK(avg)	3.0	3.3	ns	1,2,3,8
Cycle Time		CWL = 6,7	tCK(avg)	Reserved	Reserved	ns	4
	CL = 6	CWL = 5	tCK(avg)	2.5	3.3	ns	1,2,3,8
		CWL = 6	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 7	tCK(avg)	Reserved	Reserved	ns	4
	CL = 7	CWL = 5	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 6	tCK(avg)	1.875	2.5	ns	1,2,3,8
		CWL = 7	tCK(avg)	Reserved	Reserved	ns	1,2,3,8
	CL = 8	CWL = 5	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 6	tCK(avg)	1.875	2.5	ns	1,2,3,8
		CWL = 7	tCK(avg)	Reserved	Reserved	ns	4
	CL = 9	CWL = 5, 6	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 7	tCK(avg)	1.5	1.875	ns	1,2,3,8
	CL = 10	CWL = 5, 6	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 7	tCK(avg)	1.5	1.875	ns	1,2,3,8
		CWL = 8	tCK(avg)	Reserved	Reserved	ns	4
	CL = 11	CWL = 5, 6,7	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 8	tCK(avg)	1.25	1.5	ns	1,2,3,8
	CL = 12	CWL = 5, 6,7,8	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 9	tCK(avg)	Reserved	Reserved	ns	4
	CL = 13	CWL = 5, 6,7,8	tCK(avg)	Reserved	Reserved	ns	4
		CWL = 9	tCK(avg)	1.07	1.25	ns	1,2,3
Supported CL setting				6, 7, 8, 9, 10,11,13		nCK	
Supported CWL setting				5, 6, 7	', 8, 9	nCK	

NOTE:

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 34/50

- 1. The CL setting and CWL setting result in tCK(avg) Min and tCK(avg) Max requirements. When making a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- 2. tCK(avg) Min limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(avg) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tAA [ns] / tCK(avg) [ns], rounding up to the next "Supported CL".
- 3. tCK(avg) Max limits: Calculate tCK(avg) = tAA Max / CL Selected and round the resulting tCK(avg) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(avg) Max corresponding to CL selected.
- 4. "Reserved" settings are not allowed. User must program a different value.
- Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 6. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 7. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 8. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 9. tREFI depends on operating case temperature (Tc).
- 10. For devices supporting optional downshift to CL=7 and CL=9, tAA/tRCD/tRP min must be 13.125 ns or lower. SPD settings must be programmed to match. For example, DDR3-1333(CL9) devices supporting downshift to DDR3-

1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600(CL11) devices supporting downshift to DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1866(CL13) devices supporting downshift to DDR3-1600(CL11) or DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600 devices supporting down binning to DDR3-

1333 or DDR3-1066 should program 13.125ns in SPD byte for tAAmin (Byte 16), tRCDmin (Byte 18) and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accod- ingly. For example, 49.125ns, (tRASmin + tRPmin = 36ns + 13.125ns) for DDR3-1333 and 48.125ns (tRASmin + tRPmin = 35ns + 13.125ns) for DDR3-1600.

11. For devices supporting optional down binning to CL=11, CL=9 and CL=7, tAA/tRCD/tRPmin must be 13.125ns. SPD setting must be programed to match. For example, DDR3-1866 devices supporting down binning to DDR3-1600 or DDR3-1333 or 1066 should program 13.125ns in SPD bytes for tAAmin(byte16), tRCDmin(Byte18) and tRP-min (byte20). Once tRP (Byte20) is programmed to 13.125ns, tRCmin (Byte21,23) also should be programmed accord- ingly. For example, 47.125ns (tRASmin + tRPmin = 34ns +

Publication Date: May. 2015 Revision: 1.3 35/50 13.125ns)

Deutron Electronics Corp.



Publication Date: May. 2015 Revision: 1.3 36/50

AC Timing Characteristics($VDD = 1.5V \pm 0.075V$; $VDDQ = 1.5V \pm 0.075V$) AC Timing parameters

		DDR3-1	066	DDR3-13	33		
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Average clock cycle time	t _{CK} (avg)		Please refe	r Speed Bins		ps	
Minimum clock cycle time (DLL-off mode)	t _{CK} (DLL-off)	8	-	8	-	ns	6
Average CK high level width	t _{CH} (avg)	0.47	0.53	0.47	0.53	t _{CK} (avg)	
Average CK low level width	t _{CL} (avg)	0.47	0.53	0.47	0.53	t _{CK} (avg)	
Active Bank A to Active Bank B command period	t _{RRD}	7.5 10	-	6 7.5	-	ns ns	1KB 2KB
Four activate window(1KB)	t _{FAW}	37.5	-	30	-	ns	
Four activate window(2KB)	t _{FAW}	50	-	45	-	ns	
Address and Control input hold time (VIH/VIL (DC100) levels)	t _{IH} (base) DC100	200	-	140	-	ps	16
Address and Control input setup time (VIH/VIL (AC175) levels)	t _{IS} (base) AC175	125	-	65	1	ps	16
Address and Control input setup time (VIH/VIL (AC150) levels)	t _{IS} (base) AC150	275	-	190	-	ps	16,24
DQ and DM input hold time (VIH/VIL (DC100) levels)	t _{DH} (base) DC100	100	P	65	-	ps	17
DQ and DM input setup time (VIH/VIL (AC175) levels)	t _{DS} (base) AC175	25	-	-	-	ps	17
DQ and DM input setup time (VIH/VIL (AC150) levels)	t _{DS} (base) AC150	75	-	30	-	ps	17
Control and Address Input pulse width for each input	t _{IPW}	780	-	620	-	ps	25
DQ and DM Input pulse width for each input	t _{DIPW}	490	-	400	-	ps	25
DQ high impedance time	t _{HZ} (DQ)	-	300	-	250	ps	13,14
DQ low impedance time	t _{LZ} (DQ)	-600	300	-500	250	ps	13,14
DQS, DQS high impedance time (RL + BL/2 reference)	t _{HZ} (DQS)	-	300	-	250	ps	13,14
DQS, DQS low impedance time (RL - 1 reference)	t _{LZ} (DQS)	-600	300	-500	250	ps	13,14
DQS, DQS to DQ Skew, per group, per access	t _{DQSQ}	-	150	-	125	ps	12,13
CAS to CAS command delay	t _{CCD}	4	-	4	-	nCK	
DQ output hold time from DQS, DQS	t _{QH}	0.38	-	0.38	-	t _{CK} (avg)	12,13
DQS, DQS rising edge output access time from rising CK, CK	t _{DQSCK}	-300	300	-255	255	ps	12,13
DQS latching rising transitions to associated clock edges	t _{DQSS}	-0.25	0.25	-0.25	0.25	t _{CK} (avg)	
DQS falling edge hold time from rising CK	t _{DSH}	0.2	-	0.2	-	t _{CK} (avg)	29

Deutron Electronics Corp.

Publication Date : May. 2015 Revision : 1.3 37/50

	DDR3-1066 DDR3-133		33				
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
DQS falling edge setup time to rising CK	tDSS	0.2	-	0.2	-	tck(avg)	29
DQS input high pulse width	t _{DQSH}	0.45	0.55	0.45	0.55	t _{CK} (avg)	27,28
DQS input low pulse width	t _{DQSL}	0.45	0.55	0.45	0.55	t _{CK} (avg)	26,28
DQS output high time	t _{QSH}	0.38	-	0.40	-	t _{CK} (avg)	12,13
DQS output low time	t _{QSL}	0.38	-	0.40	-	t _{CK} (avg)	12,13
Mode register set command cycle time	t _{MRD}	4	-	4	-	nCK	
Mode register set command update		15	-	15	-	ns	
delay	t _{MOD}	12	-	12	-	nCK	
Read preamble time	t _{RPRE}	0.9	-	0.9	-	t _{CK} (avg)	13,19
Read postamble time	t _{RPST}	0.3	-	0.3	-	t _{CK} (avg)	11,13
Write preamble time	t _{WPRE}	0.9	-	0.9	-	t _{CK} (avg)	1
Write postamble time	t _{WPST}	0.3	-	0.3	-	t _{CK} (avg)	1
Write recovery time	t _{WR}	15	-	15	-	ns	
Auto precharge write recovery + Precharge time	t _{DAL} (min)	WF	R + roundup	[tRP / tCK(avg)]		nCK	
Multi-purpose register recovery time	t _{MPRR}	1	-	1	-	nCK	22
		7.5	-	7.5	-	ns	18
Internal write to read command delay	t_{WTR}	4	-	4	-	nCK	18
Internal read to precharge command		7.5		7.5	-	ns	
delay	t _{RTP}	4		4		nCK	
Minimum CKE low width for Self-refresh entry to exit timing	tckesr	t _{CKE} (min) +1nCK	-	t _{CKE} (min) +1nCK	-		
Valid clock requirement after Self-		10	-	10	-	ns	
refresh entry or Power-down entry	t _{CKSRE}	5	-	5	•	nCK	
Valid clock requirement before Self-		10	-	10	•	ns	
refresh exit or Power-down exit	t _{CKSRX}	5	-	5	•	nCK	
Exit Self-refresh to commands		t _{RFC} (min) +10	-	t _{RFC} (min) +10	-	ns	
not requiring a locked DLL	t _{XS}	5	-	5	-	nCK	
Exit Self-refresh to commands requiring a locked DLL	t _{XSDLL}	t _{DLLK} (min)	-	t _{DLLK} (min)	-	nCK	
Auto-refresh to Active/Auto-refresh command time	t _{RFC}	160	-	160	-	ns	
Average Periodic Refresh Interval 0°C ≤ Tc ≤ +85°C	t _{REFI}	-	7.8	-	7.8	μs	
Average Periodic Refresh Interval +85°C < Tc < +95°C	t _{REFI}	-	3.9	-	3.9	μs	
		5.625	-	5.625	-	ns	
CKE minimum high and low pulse width	t _{CKE}	3	-	3	-	nCK	

Publication Date : May. 2015 Revision : 1.3 38/50 Deutron Electronics Corp.

		DDR3-10	66	DDR3-13	33		
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Exit reset from CKE high to a valid		t _{RFC} (min) +10	ı	t _{RFC} (min) +10	-	ns	
command	t _{XPR}	5	-	5	-	nCK	
DLL locking time	t _{DLLK}	512	-	512	-	nCK	
Power-down entry to exit time	t _{PD}	t _{CKE} (min)	9*t _{REFI}	t _{CKE} (min)	9*t _{REFI}		15
Exit precharge power-down with DLL frozen to commands requiring a locked DLL	t _{XPDLL}	24 10	-	24	-	ns	2
Exit power-down with DLL on to any valid command; Exit precharge	AI DEL	7.5	-	6	-	nCK ns	2
power-down with DLL frozen to commands not requiring a locked DLL	t _{XP}	3	-	3	-	nCK	
Command pass disable delay	t _{CPDED}	1	-	1	-	nCK	
Timing of ACT command to Power-down entry	t _{ACTPDEN}	1	-	1	-	nCK	20
Timing of PRE command to Power-down entry	t _{PRPDEN}	1	-	1	-	nCK	20
Timing of RD/RDA command to Power-down entry	t _{RDPDEN}	RL+4+1	-	RL+4+1	-	nCK	
Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t _{WRPDEN} (min)	,	nCK	9			
Timing of WR command to Power-down entry (BC4MRS)	t _{WRPDEN} (min)		nCK	9			
Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	twrapden	WL+4 +WR+1	A	WL+4 +WR+1	•	nCK	10
Timing of WRA command to Power-down entry (BC4MRS)	twrapden	WL+2 +WR+1	-	WL+2 +WR+1	-	nCK	10
Timing of REF command to Power-down entry	t _{REFPDEN}	1	-	1	-	nCK	20,21
Timing of MRS command to Power-down entry	tmrspden	t _{MOD} (min)	-	t _{MOD} (min)	-		
RTT turn-on	t _{AON}	-400	400	-300	300	ps	7
Asynchronous RTT turn-on delay (Power-down with DLL frozen)	t _{AONPD}	2	8.5	2	8.5	ns	
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	taof	0.3	0.7	0.3	0.7	tck(avg)	8
Asynchronous RTT turn-off delay (Power-down with DLL frozen)	t _{AOFPD}	2	8.5	2	8.5	ns	
ODT high time without write command or with write command and BC4	ODTH4	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	nCK	
RTT dynamic change skew	t _{ADC}	0.3	0.7	0.3	0.7	t _{CK} (avg)	
Power-up and reset calibration time	t _{ZQinit}	512	-	512	-	nCK	

Publication Date : May. 2015 Revision : 1.3 39/50 Deutron Electronics Corp.

		DDR3-10)66	DDR3-13	33		
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Normal operation full calibration time	t _{ZQoper}	256	-	256	-	nCK	
Normal operation short calibration time	tzqcs	64	-	64	-	nCK	23
First DQS pulse rising edge after write leveling mode is programmed	t _{WLMRD}	40	-	40	-	nCK	3
DQS, DQS delay after write leveling mode is pro-grammed	t _{WLDQSEN}	25	-	25	-	nCK	3
Write leveling setup time from rising CK, Ck crossing to rising DQS, DQS crossing	t _{WLS}	245	-	195	-	ps	
Write leveling hold time from rising DQS, DQS crossing to rising CK, CK crossing	t _{WLH}	245	-	195	-	ps	
Write leveling output delay	t_{WLO}	0	9	0	9	ns	
Write leveling output error	t _{WLOE}	0	2	0	2	ns	
Absolute clock period	t _{CK} (abs)	tCK(avg)min + tJIT(per)min	tCK(avg)max+ tJIT(per)max	tCK(avg)min + tJIT(per)min	tCK(avg)max+ tJIT(per)max	ps	
Absolute clock high pulse width	t _{CH} (abs)	0.43	-	0.43	-	t _{CK} (avg)	30
Absolute clock low pulse width	t _{CL} (abs)	0.43	-	0.43	-	t _{CK} (avg)	31
Clock period jitter	t _{JIT} (per)	-90	90	-80	80	ps	
Clock period jitter during DLL locking period	t _{JIT} (per,lck)	-80	80	-70	70	ps	
Cycle to cycle period jitter	t _{JIT} (cc)	-	180	-	160	ps	
Cycle to cycle period jitter during DLL locking period	t _{JIT} (cc,lck)	\IR	160	-	140	ps	
Cumulative error across 2 cycles	t _{ERR} (2per)	-132	132	-118	118	ps	
Cumulative error across 3 cycles	t _{ERR} (3per)	-157	157	-140	140	ps	
Cumulative error across 4 cycles	t _{ERR} (4per)	-175	175	-155	155	ps	
Cumulative error across 5 cycles	t _{ERR} (5per)	-188	188	-168	168	ps	
Cumulative error across 6 cycles	t _{ERR} (6per)	-200	200	-177	177	ps	
Cumulative error across 7 cycles	t _{ERR} (7per)	-209	209	-186	186	ps	
Cumulative error across 8 cycles	t _{ERR} (8per)	-217	217	-193	193	ps	
Cumulative error across 9 cycles	t _{ERR} (9per)	-224	224	-200	200	ps	
Cumulative error across 10 cycles	t _{ERR} (10per)	-231	231	-205	205	ps	
Cumulative error across 11 cycles	t _{ERR} (11per)	-237	237	-210	210	ps	
Cumulative error across 12 cycles	t _{ERR} (12per)	-242	242	-215	215	ps	
Cumulative error across n = 13,14,49,50 cycles	terr(nper)		$E_{RR}(\text{nper})\text{min} = (1 + 0.68\text{ln}(\text{n}))^*t_{JIT}(\text{per})\text{min}$ $E_{RR}(\text{nper})\text{max} = (1 + 0.68\text{ln}(\text{n}))^*t_{JIT}(\text{per})\text{max}$				32

Publication Date : May. 2015 Revision : 1.3 40/50 Deutron Electronics Corp.

		DDR3-1	600	DDR3-18	66		
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Average clock cycle time	t _{CK} (avg)		Please refe	r Speed Bins		ps	
Minimum clock cycle time (DLL-off mode)	t _{CK} (DLL-off)	8	-	8	-	ns	6
Average CK high level width	t _{CH} (avg)	0.47	0.53	0.47	0.53	t _{CK} (avg)	
Average CK low level width	t _{CL} (avg)	0.47	0.53	0.47	0.53	t _{CK} (avg)	
Active Bank A to Active Bank B command period	t _{RRD}	6 7.5	-	5 6	-	ns ns	1KB 2KB
Four activate window(1KB)	t _{FAW}	30	-	27	-	ns	
Four activate window(2KB)	t _{FAW}	40	-	35	-	ns	
Address and Control input hold time (VIH/VIL (DC100) levels)	t _{IH} (base) DC100	120	-	100	-	ps	16
Address and Control input setup time (VIH/VIL (AC175) levels)	t _{IS} (base) AC175	45	-	-	-	ps	16
Address and Control input setup time (VIH/VIL (AC150) levels)	t _{IS} (base) AC150	170	-	-	-	ps	16,24
DQ and DM input hold time (VIH/VIL (DC100) levels)	t _{DH} (base) DC100	45	-	70	-	ps	17
DQ and DM input setup time (VIH/VIL (AC175) levels)	t _{DS} (base) AC175	-	-	-	-	ps	17
DQ and DM input setup time (VIH/VIL (AC150) levels)	t _{DS} (base) AC150	10	-	-	-	ps	17
Control and Address Input pulse width for each input	t _{IPW}	560	A	535	-	ps	25
DQ and DM Input pulse width for each input	t _{DIPW}	360	-	320	-	ps	25
DQ high impedance time	t _{HZ} (DQ)	-	225	-	195	ps	13,14
DQ low impedance time	t _{LZ} (DQ)	-450	225	-390	195	ps	13,14
DQS, DQS high impedance time (RL + BL/2 reference)	t _{HZ} (DQS)	-	225	-	195	ps	13,14
DQS, DQS low impedance time (RL - 1 reference)	t _{LZ} (DQS)	-450	225	-390	195	ps	13,14
DQS, DQS to DQ Skew, per group, per access	t _{DQSQ}	-	100	-	85	ps	12,13
CAS to CAS command delay	t _{CCD}	4	-	4	-	nCK	
DQ output hold time from DQS, DQS	t _{QH}	0.38	-	0.38	-	t _{CK} (avg)	12,13
DQS, DQS rising edge output access time from rising CK, CK	t _{DQSCK}	-225	225	-195	195	ps	12,13
DQS latching rising transitions to associated clock edges	tDQSS	-0.27	0.27	-0.27	0.27	tck(avg)	
DQS falling edge hold time from rising CK	tDSH	0.18	-	0.18	-	tck(avg)	29
DQS falling edge setup time to rising CK	tDSS	0.18	-	0.18	-	tck(avg)	29

Publication Date : May. 2015 Revision : 1.3 41/50 Deutron Electronics Corp.

		DDR3-10	600	DDR3-18	66		
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
DQS input high pulse width	t _{DQSH}	0.45	0.55	0.45	0.55	t _{CK} (avg)	27,28
DQS input low pulse width	t _{DQSL}	0.45	0.55	0.45	0.55	t _{CK} (avg)	26,28
DQS output high time	t _{QSH}	0.40	-	0.40	-	t _{CK} (avg)	12,13
DQS output low time	t _{QSL}	0.40	-	0.40	-	t _{CK} (avg)	12,13
Mode register set command cycle time	t _{MRD}	4	-	4	-	nCK	
Mode register set command update		15	-	15	-	ns	
delay	t _{MOD}	12	-	12	-	nCK	
Read preamble time	t _{RPRE}	0.9	-	0.9	-	t _{CK} (avg)	13,19
Read postamble time	t _{RPST}	0.3	-	0.3	-	t _{CK} (avg)	11,13
Write preamble time	t _{WPRE}	0.9	-	0.9	-	t _{CK} (avg)	1
Write postamble time	t _{WPST}	0.3	-	0.3	-	t _{CK} (avg)	1
Write recovery time	t _{WR}	15	-	15	-	ns	
Auto precharge write recovery + Precharge time	t _{DAL} (min)	WF	R + roundup	[tRP / tCK(av	/g)]	nCK	
Multi-purpose register recovery time	t _{MPRR}	1	-	1	-	nCK	22
		7.5	-	7.5	-	ns	18
Internal write to read command delay	t _{WTR}	4	-	4	-	nCK	18
nternal read to precharge command lelay		7.5	-	7.5	-	ns	
	t _{RTP}	4	-	4	-	nCK	
Minimum CKE low width for Self-refresh entry to exit timing	tckesr	t _{CKE} (min) +1nCK	RA	t _{CKE} (min) +1nCK	-		
Valid clock requirement after Self-		10	-	10	-	ns	
refresh entry or Power-down entry	t _{CKSRE}	5	-	5	-	nCK	
Valid clock requirement before Self-		10	-	10	-	ns	
refresh exit or Power-down exit	t _{CKSRX}	5	-	5	-	nCK	
Exit Self-refresh to commands		t _{RFC} (min) +10	-	t _{RFC} (min) +10	-	ns	
not requiring a locked DLL	t _{XS}	5	-	5	-	nCK	
Exit Self-refresh to commands requiring a locked DLL	t _{XSDLL}	t _{DLLK} (min)	-	t _{DLLK} (min)	-	nCK	
Auto-refresh to Active/Auto-refresh command time	t _{RFC}	160	-	160	-	ns	
Average Periodic Refresh Interval 0°C ≤ Tc ≤ +85°C	t _{REFI}	-	7.8	-	7.8	μs	
Average Periodic Refresh Interval +85°C < Tc < +95°C	t _{REFI}	-	3.9	-	3.9	μs	
		5	-	5	-	ns	
CKE minimum high and low pulse width	t _{CKE}	3	-	3	-	nCK	
Exit reset from CKE high to a valid		t _{RFC} (min) +10	-	t _{RFC} (min) +10	-	ns	
command	t _{XPR}	5	-	5	-	nCK	
DLL locking time	t _{DLLK}	512	-	512	-	nCK	

Publication Date : May. 2015 Revision : 1.3 42/50 Deutron Electronics Corp.

		DDR3-1	600	DDR3-18	66		
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Power-down entry to exit time	t _{PD}	t _{CKE} (min)	9*t _{REFI}	t _{CKE} (min)	9*t _{REFI}		15
Exit precharge power-down with		24	-	24	-	ns	2
DLL frozen to commands requiring a locked DLL	t _{XPDLL}	10	-	10	-	nCK	2
Exit power-down with DLL on to any valid command; Exit precharge		6	-	6	-	ns	
power-down with DLL frozen to commands not requiring a locked DLL	t _{XP}	3	-	3	-	nCK	
Command pass disable delay	t _{CPDED}	1	-	2	-	nCK	
Timing of ACT command to Power-down entry	t _{ACTPDEN}	1	-	1	-	nCK	20
Timing of PRE command to Power-down entry	t _{PRPDEN}	1	-	1	-	nCK	20
Timing of RD/RDA command to Power-down entry	t _{RDPDEN}	RL+4+1	-	RL+4+1	-	nCK	
Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t _{WRPDEN} (min)		WL + 4 + [tV	VR/tCK(avg)]		nCK	9
Timing of WR command to Power-down entry (BC4MRS)	t _{WRPDEN} (min)		WL + 2 + [tWR/tCK(avg)]				9
Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	twrapden	WL+4 +WR+1	-	WL+4 +WR+1	-	nCK	10
Timing of WRA command to Power-down entry (BC4MRS)	twrapden	WL+2 +WR+1		WL+2 +WR+1	-	nCK	10
Timing of REF command to Power-down entry	t _{REFPDEN}		KA	1	-	nCK	20,21
Timing of MRS command to Power-down entry	tmrspden	t _{MOD} (min)	-	t _{MOD} (min)	-		
RTT turn-on	t _{AON}	-225	225	-195	195	ps	7
Asynchronous RTT turn-on delay (Power-down with DLL frozen)	t _{AONPD}	2	8.5	2	8.5	ns	
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	tAOF	0.3	0.7	0.3	0.7	tck(avg)	8
Asynchronous RTT turn-off delay (Power-down with DLL frozen)	t _{AOFPD}	2	8.5	2	8.5	ns	
ODT high time without write command or with write command and BC4	ODTH4	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	nCK	
RTT dynamic change skew	t _{ADC}	0.3	0.7	0.3	0.7	t _{CK} (avg)	
Power-up and reset calibration time	t _{ZQinit}	512	-	512	-	nCK	
Normal operation full calibration time	t _{ZQoper}	256	-	256	-	nCK	
Normal operation short calibration time	tzqcs	64	-	64	-	nCK	23
First DQS pulse rising edge after write leveling mode is programmed	t _{WLMRD}	40	-	40	-	nCK	3

Publication Date : May. 2015 Revision : 1.3 43/50 Deutron Electronics Corp.

		DDR3-1	600	DDR3-18	66		
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
DQS, DQS delay after write leveling mode is pro-grammed	t _{WLDQSEN}	25	-	25	-	nCK	3
Write leveling setup time from rising CK CK crossing to rising DQS, DQS crossing		165	-	140	-	ps	
Write leveling hold time from rising DQS, DQS crossing to rising CK, CK crossing	t _{WLH}	165	-	140	-	ps	
Write leveling output delay	t _{WLO}	0	7.5	0	7.5	ns	
Write leveling output error	t _{WLOE}	0	2	0	2	ns	
Absolute clock period	t _{CK} (abs)	tCK(avg)min + tJIT(per)min	tCK(avg)max+ tJIT(per)max	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	ps	
Absolute clock high pulse width	t _{CH} (abs)	0.43	-	0.43	-	t _{CK} (avg)	30
Absolute clock low pulse width	t _{CL} (abs)	0.43	-	0.43	-	t _{CK} (avg)	31
Clock period jitter	t _{JIT} (per)	-70	70	-60	60	ps	
Clock period jitter during DLL locking period	t _{JIT} (per,lck)	-60	60	-50	50	ps	
Cycle to cycle period jitter	t _{JIT} (cc)	-	140	-	120	ps	
Cycle to cycle period jitter during DLL locking period	t _{JIT} (cc,lck)	-	120	-	100	ps	
Cumulative error across 2 cycles	t _{ERR} (2per)	-103	103	-88	88	ps	
Cumulative error across 3 cycles	t _{ERR} (3per)	-122	122	-105	105	ps	
Cumulative error across 4 cycles	t _{ERR} (4per)	-136	136	-117	117	ps	
Cumulative error across 5 cycles	t _{ERR} (5per)	-147	147	-126	126	ps	
Cumulative error across 6 cycles	t _{ERR} (6per)	-155	155	-133	133	ps	
Cumulative error across 7 cycles	t _{ERR} (7per)	-163	163	-139	139	ps	
Cumulative error across 8 cycles	t _{ERR} (8per)	-169	169	-145	145	ps	
Cumulative error across 9 cycles	t _{ERR} (9per)	-175	175	-150	150	ps	
Cumulative error across 10 cycles	t _{ERR} (10per)	-180	180	-154	154	ps	
Cumulative error across 11 cycles	t _{ERR} (11per)	-184	184	-158	158	ps	
Cumulative error across 12 cycles	t _{ERR} (12per)	-188	188	-161	161	ps	
Cumulative error across n = 13,14,49,50 cycles	tERR(nper)		per)min = $(1 + 0.68ln(n))*t_{JIT}(per)mir$ er)max = $(1 + 0.68ln(n))*t_{JIT}(per)max$			ps	32

Notes for AC Electrical Characteristics

NOTE:

- 1. Actual value dependent upon measurement level definitions which are TBD.
- 2. Commands requiring a locked DLL are: READ (and READA) and synchronous ODT commands.
- 3. The max values are system dependent.
- 4. WR as programmed in mode register.
- 5. Value must be rounded-up to next higher integer value.
- 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
- 7. ODT turn on time (min.) is when the device leaves high impedance and ODT resistance begins to turn on.

ODT turn on time (max.) is when the ODT resistance is fully on. Both are measured from ODTLon.

8. ODT turn-off time (min.) is when the device starts to turn-off ODT resistance. ODT turn-off time (max.) is when the bus is in high impedance. Both are measured from ODT off.

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 44/50

- 9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
- 10. WR in clock cycles as programmed in MR0.
- 11. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side.
- 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD.
- 13. Value is only valid for RON34.
- 14. Single ended signal parameter. Refer to the section of tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Notes for definition and measurement method.
- 15. tREFI depends on operating case temperature (Tc).
- 16. tIS(base) and tIH(base) values are for 1V/ns command/addresss single-ended slew rate and 2V/ns CK, /CK differential slew rate, Note for DQ and DM signals, VREF(DC) = VREFDQ(DC). For input only pins except /RESET, VREF(DC) = VREFCA(DC). See Address / Command Setup, Hold and Derating section.
- 17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, /DQS differential slew rate. Note for DQ and DM signals,VREF(DC)= VREFDQ(DC). For input only pins except RESET, VREF(DC) = VREFCA(DC). See Data Setup, Hold and Slew Rate Derating section.
- 18. Start of internal write transaction is defined as follows;

For BL8 (fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL. For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL.

For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.

- 19. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side.
- 20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operation.
- 21. Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXPDLL(min) is also required.
- 22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the "Output Driver Voltage and Temperature Sensitivity" and "ODT Voltage and Temperature Sensitivity" tables. The appropriate interval between ZQCS commands can be determined from these tables and other application specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

(TSens x Tdriftrate) + (VSens x Vdriftrate)

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities

- 24. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mv 150 mV) / 1 V/ns].
- 25. Pulse width of a input signal is defined as the width between the first crossing of VREF(DC) and the consecutive crossing of VREF(DC).
- 26. tDQSL describes the instantaneous differential input low pulse width on DQS /DQS, as measured from one falling edge to the next consecutive rising edge.
- 27. tDQSH describes the instantaneous differential input high pulse width on DQS /DQS, as measured from one rising edge to the next consecutive falling edge.
- 28. tDQSH,act + tDQSL,act = 1 tCK,act; with tXYZ,act being the actual measured value of the respective timing parameter in the application.
- 29. tDSH,act + tDSS,act = 1 tCK,act; with tXYZ,act being the actual measured value of the respective timing parameter in the application.
- 30. tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
- 31. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
- 32. n = from 13 cycles to 50 cycles. This row defines 38 parameters.

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 45/50

IDD Specification

($VDD = 1.5V \pm 0.075V$; $VDDQ = 1.5V \pm 0.075V$)

Conditions	Symbol	Data rate (Mbps)	IDD max. (x8)	IDD max. (X16)	Unit
Operating One Bank Active-Precharge Current; CKE: High; External clock: On; tCK, nRC, nRAS, CL: see timing used table; BL: 8; AL: 0; CS: High between ACT and PRE; Command,		1866 1600	tbd tbd	tbd	
Address: partially toggling; Data IO: FLOATING; DM:stable at 0; Bank Activity: Cycling with one				tbd	
bank active at a time; Output Buffer and RTT: Enabled in Mode Regis- ters; ODT Signal: stable at 0	IDD0	1333 1066	tbd tbd	tbd	mA
stable at 0		1000	tou	tbd	
Operating One Bank Active-Read-Precharge Current; CKE: High; External clock: On; tCK		1866	tbd	tbd	
nRC, nRAS, nRCD, CL: see timing used table; BL: 81; AL: 0; CS: High between ACT, RD and PRE; Command, Address, Data IO: partially toggling; DM:stable at 0; Bank Activ- ity: Cycling		1600	tbd	tbd	
with one bank active at a time; Output Buffer and RTT: Enabled in Mode Reg- isters; ODI	IDD1	1333	tbd	tbd	mA
Signal: stable at 0	1551	1066	tbd	tbd	
Precharge Power-Down Current Slow Exit; CKE: Low; External clock: On; tCK, CL: see		1866	tbd	tbd	
timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO:		1600	tbd	tbd	
FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: En- ablec in Mode Registers; ODT Signal: stable at 0; Pre-charge Power Down Mode: Slow Exit	IDD2P0	1333	tbd	tbd	mA
	15521 0	1066	tbd	tbd	
Precharge Power-Down Current Fast Exit; CKE: Low; External clock: On; tCK, CL: see		1866	tbd	tbd	
timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO:		1600	tbd	tbd	
FLOATING; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: En- abled in Mode Registers; ODT Signal: stable at 0; Pre-charge Power Down Mode: Fast Exit	IDD2P1	1333	tbd	tbd	mA
	IDDZI I	1066	tbd	tbd	110 (
Precharge Standby Current; CKE: High; External clock: On; tCK, CL: see timing used table;		1866	tbd	tbd	
BL: 8; AL: 0; CS: stable at 1; Command, Address: partially toggling; Data IO: FLOATING;		1600	tbd	tbd	
DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: En- abled in Mode Registers; ODT Signal: stable at 0	IDD2N	1333	tbd	tbd	mA
	IDDZIN	1066	tbd	tbd	ША
Precharge Standby ODT Current; CKE: High; External clock: On; tCK, CL: see timing used		1866	tbd	tbd	
table; BL: 8; AL: 0; CS: stable at 1; Command, Address: partially toggling; Data IO:		1600	tbd	tbd	
FLOATING; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: En- abled in Mode Registers; ODT Signal: toggling	IDD2NT	1333	tbd	tbd	mA
an mode (togoticle), e.g. (e.g., a.e. toggaing	IDDZINI	1066	tbd	tbd	ША
Precharge Quiet Standby Current; CKE: High; External clock: On; tCK, CL: see timing used		1866	tbd	tbd	
table;		1600	tbd	tbd	
BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Reg- isters; OD1	IDD2Q	1333	tbd	tbd	mΛ
Signal: stable at 0	שבעטו	1066	tbd	tbd	mA
Active Power-Down Current; CKE: Low; External clock: On; tCK, CL: see timing used table;		1866	tbd	tbd	
BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT		1600	tbd	tbd	
Signal: stable at 0	IDD3P	1333	tbd	tbd	mA
		1066	tbd	tbd	

Publication Date : May. 2015 Revision : 1.3 46/50 Deutron Electronics Corp.

Conditions	Symbol	Data rate (Mbps)	IDD max. (x8)	IDD max. (x16)	Unit
Active Standby Current; CKE: High; External clock: On; tCK, CL: see timing used table BL: 8; AL:0; /CS: stable at 1; Command, Address: partially toggling; Data IO: FLOATING DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0		1866 1600 1333 1066	tbd tbd tbd tbd	tbd tbd tbd tbd	mA
Operating Burst Read Current; CKE: High; External clock: On; tCK, CL: see timing used table; BL:8; AL: 0; /CS: High between RD; Command, Address: par-tially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0		1866 1600 1333 1066	tbd tbd tbd tbd	tbd tbd tbd tbd	mA
Operating Burst Write Current; CKE: High; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; /CS: High between WR; Command, Address: par-tially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM: stable at 0: Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at HIGH	IDD4W	1866 1600 1333 1066	tbd tbd tbd tbd	tbd tbd tbd tbd	mA
Burst Refresh Current; CKE: High; External clock: On; tCK, CL, nRFC: see timing used table; BL: 8; AL: 0; /CS: High between REF; Command, Address: partially toggling; Data IO FLOATING; DM:stable at 0; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0		1866 1600 1333 1066	tbd tbd tbd tbd	tbd tbd tbd tbd	mA
Self Refresh Current: Normal Temperature Range; TCASE: 0- 85°C; Auto Self-Refresh (ASR): Dis- abled; Self-Refresh Temperature Range (SRT): Normal; CKE: Low; External clock: Off; CK and CK: LOW; CL: see timing used table; BL: 8; AL: 0; /CS, Command Address, Data IO: FLOATING; DM: sta- ble at 0; Bank Activity: Self-Refresh operation Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: FLOATING	IDDO	1866 1600 1333 1066	tbd tbd tbd tbd	tbd tbd tbd tbd	mA
Self Refresh Current: Extended Temperature Range; TCASE: 0- 95°C; Auto Self-Refresh (ASR): Disabled; Self-Refresh Temperature Range (SRT); Extended; CKE: Low; Externaciock: Off; CK and /CK: LOW; CL: see timing used table; BL: 8; AL: 0; /CS, Command Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: En- abled in Mode Registers; ODT Signal FLOATING	IDD6ET	1866 1600 1333 1066	tbd tbd tbd tbd	tbd tbd tbd tbd	mA
Operating Bank Interleave Read Current; CKE: High; External clock: On; tCK, nRC nRAS, nRCD, nRRD, nFAW, CL: see timing used table; BL: 8; AL: CL-1; /CS: High between ACT and RDA; Com- mand, Address: partially toggling; Data IO: read data bursts with different data between one burst and the next one; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	IDD7	1866 1600 1333 1066	tbd tbd tbd tbd	tbd tbd tbd tbd	mA
RESET Low Current; RESET: Low; External clock: off; CK and /CK: LOW; CKE FLOATING; /CS, Command, Address, Data IO: FLOATING; ODT Signal: FLOATING	IDD8		tbd	tbd	mA

NOTE:


- 1) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
- 2) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B
- 3) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit
- 4) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature
- 5) Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range
- 6) Refer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or requirements are supported by DDR3 SDRAM
- 7) Read Burst type: Nibble Sequential, set MR0 A[3]=0B

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 47/50

Package Outlines

Package outline for x8 component




DIMIDION KDI DKDI(CDD CMB MM							
REF.	MIN.	N□M.	MAX.				
Α		1.10	1.20				
A1	0.25	0.35	0.40				
A2	0.50	0,53	0.56				
b	0.40	0.45	0.50				
D	10.40	10.50	10.60				
E	7,90	8.00	8.10				
D1		9.60 BSC					
E1		6.40 BSC	,				
еE		0'80 B2C					
еD		0'80 B2C					
aaa			0.15				
bbb			0.20				
CCC			0.10				
ddd			0.15				
666			0.08				
t		0,17	0.20				

Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 48/50

Package outline for x16 component



Deutron Electronics Corp.

Publication Date: May. 2015
Revision: 1.3 49/50

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of MIRA.

The contents contained in this document are believed to be accurate at the time of publication. MIRA assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by MIRA for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of MIRA or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

MIRA's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: May. 2015 Deutron Electronics Corp.

50/50 Revision: 1.3