
Tong Jia 4035791621


tongjia@usc.edu

STEP 2:


4-bit carry skip adder schematic:



I implemented a new 4-input and gate(AND4 1x), schematic:



4-bit carry skip adder Symbol:



8-bit carry skip adder (using two 4-bit RCAs) schematic:



STEP 3:

test input pattern and expected result

```
# A B Cin | Cout Sum
0 00 00 0
               0
1 20 30 0
               0
                    50
2 1D 55 1
                    73
               0
3 00 E5 1
               0
                    Ε6
4 90 20 0
               0
                    В0
5 FF FF 0
                    FE
```


functionality verification waveform:




critical path would be from AO or A1 to Cout

STEP 4:


8-bit carry skip adder layout:



Or




(ps: 4 bit CSA layout)




AREA = 253.42



DRC:




LVS:




Post-layout simulation

testbench schematic:



Config:



functionality verification waveform:

