
## EE 477L HWZ




b).

Vold using de morgan's, we set 
$$(A+13)' = A'B'$$

$$A' - | F = A'B'$$

$$B' - | F = A'B'$$



d

$$\frac{Vdd}{A'-1}$$

$$B-1$$


$$C-1$$

$$F:\overline{A}B+CO+DF$$

 $(\hat{Q}^2)$ .

Because NAND is more Power-efficient compare w/ NOR, and it's also easier to implement.

But NOR may be perffered because its




b)
(I didn't really get this question...)

'W/ mobility ratio of 2, it means the Plus transistors should be 2x width of the NMOS transistors,

Q4)

$$(C+DE)=(CDE)$$

USIS NAND:



a) The Green thing is N-wall, which helps to isolates 12 Mos transistors, Nmos does not need it because it won't bias even without the N-wall, No-change would made if we add n-wall around N-mos. Since Nmos can directly foisit cate from P-type substrate.

