

## EE503 HW3

Q1)

a) Design rules are important during the physical design phase because they ensure that the designed layout adheres to the manufacturing capability and constraints of the fabrication process.

b) Partitioning = creating blocks

Floor Planning = Placement of blocks


Placement = Placing Gates on layout

Routing = wiring.

Q2)


(Pull up network)

a&amp;b)



→ F

(Pull down network)



c)

$$u_n / u_p = R_n / R_p = 2$$

-: worst case 3 transistor in series in PDN

best case 3 transistor in parallel in PDN

$$3R_n / R_p / 3 = 2$$

$$\therefore \text{ratio} = 9 \times 2 = 18 = \boxed{18:1}$$


Q3).

Clock Grid: ensures low local skew by using a wide mesh of wires to minimize RC delays

H-trees = provide balanced clock signal paths w/ minimal skew by using a fractal-like structure.



Q4)

Bool equation:  $OUT = A \cdot (D+E) \cdot (B+C)$





Q5).


Contact layer



Metal layer




Diffusion layer



$$L = 5\mu\text{m} \rightarrow 500 \text{ ohms} = 1\mu\text{m} \times 5\mu\text{m}$$

N-well



$$L = 7\mu\text{m} \rightarrow 5 + 2 \times 1$$

$$2 + 2 \times 1$$

Q6).

a) Parasitic cap : occurs when 2 parts are separated by a dielectric material, causing unintended capacity coupling

Parasitic resistance = occurs from inherent resistance of wires, contacts and diffusion regions due to materials' resistivity.

b) Parasitic cap may slow down transistors and increase power consumption

Parasitic resistance may lead to voltage drop and power dissipation.