

sysI/O User Guide for Nexus Platform

Technical Note

FPGA-TN-02067-1.8

December 2022



Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults and associated risk the responsibility entirely of the Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



Contents

Acro	nyms	in This Document	5
1.		ductionduction	
2.		O Overview	
3.	sysI/0	O Banking Scheme	7
3.	1.	CrossLink-NX, Certus-NX, CertusPro-NX	
	3.1.1		
	3.1.2	. V _{CCIO} [0, 1, 2, 6, 7] Wide Range (1.2 V/1.5 V/1.8 V/2.5 V/3.3 V)	8
	3.1.3	. V _{CCIO} [3, 4, 5] High Performance (1.0 V/1.2 V/1.35 V/1.5 V/1.8 V)	8
	3.1.4	. V _{CCAUX} (1.8 V)	8
3.	2.	MachXO5-NX	
	3.2.1		
	3.2.2		
	3.2.3	0 (, , , , ,	
	3.2.4		
3.	3.	CrossLink-NX-33	
	3.3.1		
	3.3.2		
	3.3.3	00.0	
	3.3.4	conox (-)	
3.	4.	Standby	
_	5.	High-Performance sysI/O Buffer Pairs (On Bottom Side)	
	6.	Wide Range sysI/O Buffer Pair (On Top, Left/Right Sides)	
		Requirement for I/O Standards	
5.		O Buffer Configurations	
-	1.	Programmable Drive Strength	
	2.	Programmable Slew Rate	
	3.	Tri-state Control	
	4.	Open Drain Control	
	5.	Differential Input Termination	
	6.	Programmable Clamp	
	7.	Soft MIPI D-PHY Support	
		vare sysI/O Attributes	
	1.	IO_TYPE	
	2.	PULLMODE	
	3.	CLAMP	
	4.	HYSTERESIS	
	5.	VREF	
	6.	OPENDRAIN	
	7. 8.	SLEWRATE DIFFRESISTOR	
	8. 9.	TERMINATION	_
	9. 10.	DRIVE STRENGTH	
	10. 11.		
	11. 12.	LOC DIN/DOUT	
_		A. sysI/O Attribute Examples	
		B. sysI/O Buffer Design Rules	
		C. sysI/O Attributes using the Lattice Radiant Device Constraint Editor User Interface	
		Support Assistance	
		listory	



Figures

Figure 3.1. CrossLink-NX, Certus-NX, CertusPro-NX sysI/O Banking	7
Figure 3.2. MachXO5-NX sysI/O Banking	8
Figure 3.3. CrossLink-NX-33 sysI/O Banking	9
Figure 3.4. High-Performance sysI/O Buffer Pair for Bottom Side	11
Figure 3.5. Wide Range sysI/O Buffer for Top, Left/Right Side	12
Figure 5.1. Off-Chip and On-Chip Solutions	15
Figure 5.2. MIPI Primitive Symbol	15
Figure C.1. Port Tab of Device Constraint Editor	24
Tables	
Table 4.1. Input Mixed Mode for Wide Range Input Buffers	13
Table 4.2. Input Mixed Mode for High-Performance Input Buffers	13
Table 5.1. Programmable Drive Strength Values at Various V _{CCIO} Voltages for Wide Range Output Driver	14
Table 5.2. Programmable Drive Strength Values at Various V _{CCIO} Voltages for High-Performance Output Driver	
Table 5.3. MIPI Port List	16
Table 6.1. IO_TYPE Attribute Values	17
Table 6.2. Drive Strength Values	19



Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
DDR	Double Data Rate
HDL	Hardware Description Language
LVCMOS	Low Voltage Complementary Metal Oxide Semiconductor
LVDS	Low-Voltage Differential Signaling
LVTTL	Low Voltage Transistor-Transistor Logic
PIO	Programmable Input/Output
VHDL	VHSIC Hardware Description Language
VHSIC	Very High Speed Integrated Circuit



1. Introduction

FPGA devices built on the Lattice Nexus™ platform feature sysI/O™ buffers that are designed to support a wide range of interfaces. Two types of I/O are offered, wide-range I/O on the top, left, and right banks and high-performance I/O on the bottom banks only. It gives you the ability to easily interface with other devices using advanced system I/O standards. For detailed information about supported sysI/O standards, refer to CrossLink™-NX Family Data Sheet (FPGA-DS-02078), CertusPro™-NX Family Data Sheet (FPGA-DS-02078), MachXO5™-NX Family Data Sheet (FPGA-DS-02102), and CrossLink-NX™-33 Data Sheet (FPGA-DS-02104).

2. sysl/O Overview

The key features of the sysI/O block are:


- Wide range I/O bank supports single-ended standards only. High-performance I/O bank supports differential standards as well as single-ended standards.
- Wide-range I/O (WRIO) banks are located on the Top, Left, and Right sides of the device.
- High-performance I/O (HPIO) banks are located on the Bottom side of the device.
- Internal weak pull down on all I/O.
- Support for on-chip programmable 3.3 k Ω pull-up resister in WRIO banks, for I²C, I3C, and other general-purpose applications.
- Support for on-chip dynamic differential input 100 Ω termination for I/O in bottom HPIO banks. Single-end termination with a programmable 40/50/60/75 Ω resistor is supported in all banks.
- Input Hysteresis on all LVCMOS33/LVTTL33, LVCMOS25, LVCMOS18, and LVCMOS15.
- Programmable Open Drain on all outputs.
- Programmable Clamp WRIO banks.
- Hot socket-compliant GPIO is available in WRIO banks.



3. sysI/O Banking Scheme

3.1. CrossLink-NX, Certus-NX, CertusPro-NX

CrossLink-NX, Certus-NX, and CertusPro-NX devices have up to eight banks in total. For the 40k, 50k, and 100k devices, there is one bank on top, two banks each on the left and right side of the device, and three on the bottom side of the device. For the 17k device, there is one bank on top, one on the right side, and three on the bottom side of the device. The higher the density of the Nexus platform device, the more pins there are in each bank. I/O in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 are wide range I/O support of up to V_{CCIO} 3.3 V. While I/O in Bank 3, Bank 4, and Bank 5 are high-performance I/O support of up to V_{CCIO} 1.8 V. In addition, Bank 3, Bank 4, and Bank 5 support two VREF inputs for flexibility to receive two different referenced input levels on the same bank. Figure 3.2 shows the location of each bank.



*Note: Banks not available in 17k device.

Figure 3.1. CrossLink-NX, Certus-NX, CertusPro-NX sysI/O Banking

3.1.1. V_{CC} (1.0 V)

This is the core supply. This V_{CC} supply is used to power the control logic. The control signals and data signals from the I/O logic are then translated to a higher supply of the I/O buffers.



3.1.2. V_{CCIO} [0, 1, 2, 6, 7] Wide Range (1.2 V/1.5 V/1.8 V/2.5 V/3.3 V)

Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 have a V_{CCIO} supply that operates from 3.3 V down to 1.2 V.

3.1.3. V_{CCIO} [3, 4, 5] High Performance (1.0 V/1.2 V/1.35 V/1.5 V/1.8 V)

Bank 3, Bank 4, and Bank 5 operate with V_{CCIO} of 1.8 V down to 1.0 V. Standards such as LVDS, SSTL, HSTL, and SLVS are only supported on these three banks.

3.1.4. V_{CCAUX} (1.8 V)

In addition to the bank V_{CCIO} supplies and a V_{CC} core logic supply, Nexus platform devices have a V_{CCAUX} auxiliary supply that powers the differential and referenced input buffers.

3.2. MachXO5-NX

The MachXO5-NX device has 10 GPIO banks. There are two banks on top, three banks each on the left and right side of the device, and two on the bottom side of the device.

Bank 1 can support only V_{CCIO} 3.3 V. Bank 0, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8, and Bank 9 support up to V_{CCIO} 3.3 V. Bank 5 and Bank 6 support up to V_{CCIO} 1.8 V. In addition, Bank 5 and Bank 6 support two VREF inputs for flexibility to receive two different referenced input levels on the same bank. Figure 3.2 shows the location of each bank.




Figure 3.2. MachXO5-NX sysI/O Banking

© 2020-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



3.2.1. V_{CC} (1.0 V)

This is the core supply. This V_{CC} supply is used to power the control logic. The control signals and data signals from the I/O logic are then translated to a higher supply of the I/O buffers.

3.2.2. V_{CCIO} [0, 1, 2, 3, 4, 7, 8, 9] Wide Range (1.2 V/1.5 V/1.8 V/2.5 V/3.3 V)

Bank 0, Bank 1, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8, and Bank 9 have a V_{CCIO} supply that operates from 3.3 V down to 1.2 V.

3.2.3. V_{CCIO} [5, 6, 10, 11] High Performance (1.0 V/1.2 V/1.35 V/1.5 V/1.8 V)

Bank 5, Bank 6, Bank 10, and Bank 11 operate with V_{CCIO} of 1.8 V down to 1.0 V. Standards such as LVDS, SSTL, HSTL, and SLVS are only supported on these three banks.

3.2.4. V_{CCAUX} (1.8 V)

In addition to the bank V_{CCIO} supplies and a V_{CC} core logic supply, Nexus platform devices have a V_{CCAUX} auxiliary supply that powers the differential and referenced input buffers.

3.3. CrossLink-NX-33

CrossLink-NX-33 devices have six banks in total, three banks on the top side of the device and three banks on the bottom side of the device. I/O in Bank 0, Bank 1, and Bank 5 are wide range I/O support of up V_{CCIO} 3.3 V. Bank 2, Bank 3, and Bank 4, on the other hand, are high-performance I/O are high-performance I/O support up to V_{CCIO} 1.8 V. In addition, Bank 2, Bank 3, and Bank 4 support two VREF inputs for flexibility to receive two different reference input levels on the same bank. Figure 3.3 shows the location of each bank.




Figure 3.3. CrossLink-NX-33 sysI/O Banking



3.3.1. V_{cc} (1.0 V)

This is the core supply. This V_{CC} supply is used to power the control logic. The control signals and data signals from the I/O logic are then translated to a higher supply of the I/O buffers.

3.3.2. V_{CCIO} [0, 1, 5] Wide Range (1.2 V/1.5 V/1.8 V/2.5 V/3.3 V)

Bank 0, Bank 1, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8, and Bank 9 have a V_{CCIO} supply that operates from 3.3 V down to 1.2 V.

3.3.3. V_{CCIO} [2, 3, 4] High Performance (1.0 V/1.2 V/1.35 V/1.5 V/1.8 V)

Bank 5, Bank 6, Bank 10, and Bank 11 operate with V_{CCIO} of 1.8 V down to 1.0 V. Standards such as LVDS, SSTL, HSTL, and SLVS are only supported on these three banks.

3.3.4. V_{CCAUX} (1.8 V)

In addition to the bank V_{CCIO} supplies and a V_{CC} core logic supply, Nexus platform devices have a V_{CCAUX} auxiliary supply that powers the differential and referenced input buffers.

3.4. Standby

Using Standby mode dynamically powers down the bank. It disables the differential/reference receiver, true differential driver, current mirrors, and bias circuits.

In Standby mode, differential drivers and differential input buffers can be powered down to save power. Standby mode is enabled on a bank-by-bank basis. Each bank has user-routed input signals to enable Standby (dynamic power-down) mode

Refer to Power Management and Calculation for CrossLink-NX Devices (FPGA-TN-02075) or Power Management and Calculation for Certus-NX, Certus-NX, MachXO5-NX (FPGA-TN-02257) for detailed information.

3.5. High-Performance sysI/O Buffer Pairs (On Bottom Side)

The I/O pair consists of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). The A pad-referenced input buffer can also be configured as a differential input. Each I/O has a weak pullup, pulldown, or buskeeper feature. These are disabled in output mode. The two pads in the pair are referred to as True and Comp, where the True pad is associated with the positive side of the differential I/O and the Comp or complement pad is associated with the negative side.

Every pair also has a programmable 100 Ω differential input termination resistor. Every pair also has a true LVDS and SLVS200 TX driver. They have an independent tri-state capability.

The single-ended driver associated with the complementary pad can be optionally driven by the complement of the data that drives the single-ended driver associated with the true pad. This allows a pair of single-ended drivers to be used to drive complementary outputs with the lowest possible skew between the signals. Pads A and B form a DIFF I/O pair. When this option is selected, the tri-state control for the driver associated with the complementary pad is driven by the same signal as the tri-state control for the driver associated with the true pad.

Refer to the High-Performance I/O pair block diagram in Figure 3.4.






Figure 3.4. High-Performance sysI/O Buffer Pair for Bottom Side

3.6. Wide Range sysI/O Buffer Pair (On Top, Left/Right Sides)

The I/O pair consists of two single-ended output drivers and two sets of single-ended input buffers (ratioed only). Each I/O has a weak pullup, pulldown, or buskeeper feature. These are disabled in output mode. The two pads in the pair are referred to as True and Comp, where the True pad is associated with the positive side of the Complementary I/O, and the Comp or complement pad is associated with the negative.

The single-ended driver associated with the complementary pad can be optionally driven by the complement of the data that drives the single-ended driver associated with the True pad. This allows a pair of single-ended drivers to be used to drive complementary outputs with the lowest possible skew between the signals. Pads A and B form a Complementary I/O pair. When this option is selected, the tri-state control for the driver associated with the complement pad is driven by the same signal as the tri-state control for the driver associated with the true pad. Figure 3.5 shows the Wide Range I/O pair block diagram.






Figure 3.5. Wide Range sysl/O Buffer for Top, Left/Right Side



4. V_{CCIO} Requirement for I/O Standards

Each I/O bank of a device built on the Nexus platform has a separate V_{CCIO} supply pin that can be connected to 1.0 V, 1.2 V, 1.35 V, 1.5 V, 1.8 V for bottom banks and 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V for the rest of the banks. These voltages are used to power the output I/O standard and source the drive strength for the output. On the input side, each pad is connected to a set of ratioed input buffers that provide support for the following:

- Fixed threshold 1.0 V/1.2 V input standards
- Ratioed V_{CCIO} input standards
- Ratioed V_{CCAUX} based 1.8/1.5V LVCMOS inputs.

These three buffers are connected to V_{CC} , V_{CCIO} , and V_{CCAUX} respectively.

Table 4.1. Input Mixed Mode for Wide Range Input Buffers

	Input Signaling (V)												
V _{ccio} (V)	LVCMOS10	LVCMOS10 LVCMOS12 LVCMOS15 LVCMOS18		LVCMOS25	LVCMOS33								
	V _{cc} Power	red Buffer	V _{CCAUX} Pow	ered Buffer	V _{ccio} Powered Buffer								
1.2	✓² ✓² ✓² ✓²		√ 1,3	_	_	_							
1.5			√ 1, 3	✓	_	_							
1.8	√2	√2	√ 1, 3	✓	_	_							
2.5	√2	√2	√ 1, 3	✓	✓	_							
3.3	√2	√2	√ 1, 3	✓	√3	✓							

Notes:

- 1. Increased ICC is due to underdrive.
- 2. No Hysteresis.
- 3. Reduced Hysteresis.

Table 4.2. Input Mixed Mode for High-Performance Input Buffers

	Input Signaling (V)									
V _{ccio} (V)	LVCMOS1.0	LVCMOS1.0 LVCMOS1.2 LVCMOS1.5								
	V _{cc} Powe	red Buffer	V _{CCIO} Powered Buffer							
1.0	✓	_	_	_						
1.2	✓	✓	_	_						
1.5	✓	√	✓	_						
1.8	✓	✓	√ 1,2	✓						

Notes:

- 1. Increased ICC is due to underdrive.
- 2. Reduced Hysteresis.



5. sysI/O Buffer Configurations

This section describes the various sysI/O features available on the Nexus platform device.

5.1. Programmable Drive Strength

All single-ended drivers have programmable drive strength. Table 5.1 and Table 5.2 show the programmable drive strength of all the I/O standards available in devices built on the Nexus platform. The maximum current allowed per bank as well as the package thermal limit current should be taken into consideration when selecting the drive strength.

Table 5.1. Programmable Drive Strength Values at Various V_{CCIO} Voltages for Wide Range Output Driver

I/O TYPE	Drive Strength (mA)
LVCMOS33	2, 4, 8, 12, 16
LVCMOS25	2, 4, 8, 10
LVCMOS18	2, 4, 8
LVCMOS15	2, 4
LVCMOS12	2, 4

Table 5.2. Programmable Drive Strength Values at Various V_{CCIO} Voltages for High-Performance Output Driver

I/O TYPE	Drive Strength (mA)
LVCMOS18	2, 4, 8, 12
LVCMOS15	2, 4, 8
LVCMOS12	2, 4, 8
LVCMOS10	2, 4

5.2. Programmable Slew Rate

The single-ended output buffer for each I/O pin has programmable output slew rate control that can be configured for either low noise (SLEWRATE=SLOW) or high speed (SLEWRATE=FAST) or in between, (SLEWRATE=MED).

5.3. Tri-state Control

On the output side, each single-ended driver has a separate tri-state control. The differential driver has a tri-state control as well.

5.4. Open Drain Control

In addition to the tri-state control, the single-ended drivers also support open drain operation on each I/O independently. Unlike non-open drain output which consists of a source and sink section, an open drain output is composed of only the sink section of the output driver. You can implement an open drain output by turning on the OPENDRAIN attribute in the software

© 2020-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



5.5. Differential Input Termination

Nexus platform devices support a programmable 100 Ω input termination between all pairs on the bottom banks. The input termination of 100 Ω can be programmed between on and off. Figure 5.1 shows the discrete off-chip and on-chip solutions for dedicated, differential input termination.




Figure 5.1. Off-Chip and On-Chip Solutions

5.6. Programmable Clamp

Programmable Clamp only applies to I/O on the Top, Left, and Right banks.

5.7. Soft MIPI D-PHY Support

The following primitive should be used when implementing soft MIPI D-PHY I/O in Nexus platform devices for High Speed (HS) as well as Low Power (LP) mode for RX and TX. MIPI primitive is supported in Bank 3, Bank 4, and Bank 5 on the bottom side of the device.




Figure 5.2. MIPI Primitive Symbol



Table 5.3. MIPI Port List

Port	1/0	Description
BP	I/O	Bidirectional PAD A used for D-PHY Clock/Data in both HS and LP mode
BN	I/O	Bidirectional PAD B used for D-PHY Clock/Data in both HS and LP mode
AP	I	Input from fabric to PAD A – used for LP Tx function only
AN	I	Input from fabric to PAD B – used for LP Tx function only
HSRXEN	I	Enable to receive HS differential signals
HSTXEN	I	Enable to transmit HS differential signals
TP	I	Tri-state for PAD A
TN	I	Tri-state for PAD B
OLSP	0	LP Rx signal from BP
OLSN	0	LP Rx signal from BN
OHS	0	HS Rx signal from BP/BN differential
IHS	I	De-serialized input from DDR output register

When IO_TYPE is MIPI, the MIPI primitive above should be instantiated in the design, otherwise, the software Design Rule Check (DRC) errors out. The output from the MIPI D-PHY buffer can only be used with the Double Data Rate (DDR) registers. Refer to Certus-NX High-Speed I/O Interface (FPGA-TN-02216), CrossLink-NX High-Speed I/O Interface (FPGA-TN-02097), CertusPro-NX High-Speed I/O Interface (FPGA-TN-02244), MachXO5-NX Family Data Sheet (FPGA-DS-02102), or CrossLink-NX-33 Data Sheet (FPGA-DS-02104) for details on building MIPI D-PHY interfaces.



6. Software sysI/O Attributes

The sysI/O attributes can be specified in the Hardware Description Language (HDL), using Device Constraint Editor, or in Pre/Post Timing Constraint Editor (.ldc/.pdc).

6.1. IO_TYPE

This attribute is used to set the sysl/O standard for an I/O. The V_{CCIO} required to set these I/O standards is embedded in the attribute names. Table 6.1 lists the available I/O types.

Table 6.1. IO_TYPE Attribute Values

sysI/O Signaling Standard	IO_TYPE
Default	LVCMOS18
LVDS 1.8V	LVDS
LVDS 1.8V Emulation	LVDSE
Sub-LVDS	SUBLVDS
Sub-LVDS Emulation	SUBLVDSE
Sub-LVDS Emulation High Speed	SUBLVDSEH
SLVS	SLVS
MIPI_DPHY	MIPI_DPHY
SSTL 1.5V Class I	SSTL15_I
SSTL 1.5V Class II	SSTL15_II
SSTL 1.5V Differential Class I	SSTL15D_I
SSTL 1.5V Differential Class II	SSTL15D_II
SSTL 1.35V Class I	SSTL135_I
SSTL 1.35V Class II	SSTL135_II
SSTL 1.35V Differential Class I	SSTL135D_I
SSTL 1.35V Differential Class II	SSTL135D_II
HSTL 1.5V Class I	HSTL15_I
HSTL 1.5V Differential Class I	HSTL15D_I
HSUL 1.2V	HSUL12
HSUL 1.2V Differential	HSUL12D
LVTTL 3.3V	LVTTL33
LVTTL 3.3V differential	LVTTL33D
LVCMOS 3.3V	LVCMOS33
LVCMOS 3.3V Differential	LVCMOS33D
LVCMOS 2.5V	LVCMOS25
LVCMOS 2.5V Differential	LVCMOS25D
LVCMOS 1.8V Differential	LVCMOS18
LVCMOS 1.8V High Speed	LVCMOS18H
LVCMOS 1.5V	LVCMOS15
LVCMOS 1.5V High Speed	LVCMOS15H
LVCMOS 1.2V	LVCMOS12
LVCMOS 1.2V High Speed	LVCMOS12H
LVCMOS 1.0V	LVCMOS10
LVCMOS 1.0V High Speed	LVCMOS10H
LVCMOS 1.0V Referenced	LVCMOS10R



6.2. PULLMODE

The PULLMODE attribute can be enabled for each I/O independently. This attribute is available for all the LVTLL and LVCMOS inputs and bidirectional I/O.

Values: UP, DOWN, NONE, I3C, FAILSAFE

Default: DOWN for standards mentioned above. Others defaulted to NONE.

6.3. CLAMP

The CLAMP option can be enabled for each I/O independently.

Values: ON, OFF

Default: For OUTPUT=OFF.

For INPUT=ON if V_{CCIO} is the same as the I/O standard.

For INPUT=OFF if V_{CCIO} is some other value than the I/O standard.

6.4. HYSTERESIS

The hysteresis option can be used to change the amount of hysteresis for the LVTTL and LVCMOS input and bidirectional I/O standards. LVCMOS12/12H and LVCMOS10/10H do not support hysteresis.

Values: ON, NA

Default: ON for LVTTL, and LVCMOS15/18/33 for input and bidirectional standards. Others defaulted to NA.

6.5. **VREF**

The VREF option is enabled for referenced LVCMOS10 as well as referenced input buffers such as HSTL, SSTL, and HSUL.

Values: OFF, VREF1_LOAD, VREF2_LOAD

Default: VREF1_LOAD for standards mentioned above. Others defaulted to OFF.

6.6. OPENDRAIN

The OPENDRAIN option is available for all LVTTL and LVCMOS.

An I/O can be assigned independently to be an open drain when this attribute is turned on.

Values: OFF, ON Default: OFF

6.7. SLEWRATE

Each I/O pin has an individual slew rate control. This allows you to specify slew rate control on a pin-by-pin basis. Slew rate control is not a valid attribute for inputs.

Values: SLOW, MED, FAST, NA

Default: SLOW

Hardware default: SLOW

6.8. DIFFRESISTOR

This attribute is used to provide differential termination. It is available only for differential I/O types.

Values: OFF, 100 Default: 100



6.9. TERMINATION

The I/O supports single-ended input parallel termination to $V_{\text{CCIO}}/2$. All input parallel terminations use a Thevenin termination scheme.

Values: OFF, 40, 50, 60, 75

Default: OFF

6.10. DRIVE STRENGTH

The DRIVE STRENGTH attribute is available for the output and bidirectional I/O standards. The default drive value depends on the I/O standard used.

Table 6.2. Drive Strength Values

Output Standard	Drive	DiffDrive	V_{ccio}
Single Ended Interfaces			
LVTTL33	2 mA, 4 mA, 8 mA, 12 mA, 16 mA, 50RS	_	3.3
LVCMOS33	2 mA, 4 mA, 8 mA, 12 mA, 16 mA, 50RS	_	3.3
LVCMOS25	2 mA, 4 mA, 8 mA, 12 mA, 50RS	_	2.5
LVCMOS18	2 mA, 4 mA, 8 mA, 50RS	_	1.8
LVCMOS18H	2 mA, 4 mA, 8 mA, 12 mA, 50RS	_	1.8
LVCMOS15	2 mA, 4 mA, 8 mA,	_	1.5
LVCMOS15H	2 mA, 4 mA, 8 mA,	_	1.5
LVCMOS12	2 mA, 4 mA, 8 mA,	_	1.2
LVCMOS12H	2 mA, 4 mA, 8 mA,	_	1.2
LVCMOS10H	2 mA, 4 mA, 8 mA,	_	1
LVTTL33 (Open Drain)	2 mA, 4 mA, 8 mA, 12 mA	_	_
LVCMOS33 (Open Drain)	2 mA, 4 mA, 8 mA, 12 mA	_	_
LVCMOS25 (Open Drain)	2 mA, 4 mA, 8 mA, 10 mA	_	_
LVCMOS18 (Open Drain)	2 mA, 4 mA, 8 mA,	_	_
LVCMOS18H (Open Drain)	2 mA, 4 mA, 8 mA, 12 mA	_	_
LVCMOS15 (Open Drain)	2 mA, 4 mA, 8 mA,	_	_
LVCMOS15H (Open Drain)	2 mA, 4 mA, 8 mA,	_	_
LVCMOS12 (Open Drain)	2 mA, 4 mA, 8 mA,	_	_
LVCMOS12H (Open Drain)	2 mA, 4 mA, 8 mA,	_	_
LVCMOS10H (Open Drain)	2 mA, 4 mA, 8 mA,	_	_
HSUL12	4 mA, 6 mA, 8 mA,	_	1.2
HSTL15_I	8 mA	_	1.5
SSTL15_I	8 mA	_	1.5
SSTL15_II	10 mA	_	1.5
Differential Interfaces			
LVDS	_	3.5 mA	1.8
SLVS	-	2.0 mA	_
SUBLVDSE	8 mA	_	1.8
SUBLVDSEH	8 mA	_	1.8
LVDSE	8 mA	_	2.5
HSUL12D	4 mA, 6 mA, 8 mA	_	1.2
HSTL15D_I	8 mA	_	1.5
SSTL15D_I	8 mA	_	1.5
SSTL15D_II	10 mA	_	1.5



Output Standard	Drive	DiffDrive	V _{ccio}
SSTL135D_I	8 mA	_	1.35
SSTL135D_II	10 mA	_	1.35
LVTTL33D	8 mA, 2 mA, 4 mA, 12 mA, 50RS	_	3.3
LVCMOS33D	8 mA, 2 mA, 4 mA, 12 mA, 50RS	_	3.3
LVCMOS25D	8 mA, 2 mA, 4 mA, 12 mA, 50RS	_	2.5

Note:

1. 50RS is an additional drive strength setting to mitigate reflection issues when driving an unterminated open transmission line trace of 50 Ω . It is only offered for 3.3 V, 2.5 V, and 1.8 V LVCMOS outputs.

6.11. LOC

This attribute can be used to make pin assignments to the I/O ports in the design. This attribute is used only when the pin assignments are made in HDL source code.

6.12. DIN/DOUT

This attribute can be used when an I/O register needs to be assigned. Using DIN asserts an input register and using DOUT asserts an output register in the design. By default, the software will attempt to assign the I/O registers if applicable. Users can turn this OFF by using a synthesis attribute. These attributes can only be applied to registers.



Appendix A. sysl/O Attribute Examples

IO_TYPE

```
VHDL:
```

```
ATTRIBUTE IO_TYPE: string;

ATTRIBUTE IO_TYPE OF portA: SIGNAL IS "LVCMOS18";

ATTRIBUTE IO_TYPE OF portB: SIGNAL IS "LVCMOS33";

ATTRIBUTE IO_TYPE OF portC: SIGNAL IS "SSTL15_II";

ATTRIBUTE IO_TYPE OF portD: SIGNAL IS "LVCMOS25";
```

Verilog

```
output [4:0] portA /* synthesis IO_TYPE="LVCMOS33" DRIVE="16" PULLMODE="UP" SLE-
WRATE="FAST"*/;
```

OPENDRAIN

VHDL:

```
ATTRIBUTE OPENDRAIN: string;
ATTRIBUTE OPENDRAIN OF q_lvttl33_17: SIGNAL IS "ON";
```

Verilog:

```
output [4:0] portA /* synthesis attribute OPENDRAIN of q lvttl33 17 is ON */;
```

DRIVE

VHDL:

```
ATTRIBUTE DRIVE: string;
ATTRIBUTE DRIVE OF portD: SIGNAL IS "8";
```

Verilog:

```
output [4:0] portA /* synthesis DRIVE = "8" */;
```

DIFFDRIVE

VHDL:

```
ATTRIBUTE DIFFDRIVE: string;
ATTRIBUTE DIFFDRIVE OF portF: SIGNAL IS "3.5";
```

Verilog:

TERMINATION

VHDL:

```
ATTRIBUTE TERMINATION: string;
ATTRIBUTE TERMINATION OF portF: SIGNAL IS "50";
```

Verilog:

```
output [4:0] portA /* synthesis IO TYPE="SSTL18 I" TERMINATION = "50"*/;
```

DIFFRESISTOR

VHDL:

```
ATTRIBUTE DIFFRESISTOR: string;
ATTRIBUTE DIFFRESISTOR OF portF: SIGNAL IS "100";
```

Verilog

```
output [4:0] portA /* synthesis IO_TYPE="LVDS" DIFFRESISTOR = "100"*/;
```

© 2020-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



PULLMODE

VHDL:

ATTRIBUTE PULLMODE: string;
ATTRIBUTE PULLMODE OF portF: SIGNAL IS "PULLUP";

Verilog:

output [4:0] portA /* synthesis IO_TYPE="LVCMOS33" PULLMODE = "PULLUP"*/;

SLEWRATE

VHDL:

ATTRIBUTE SLEWRATE: string;
ATTRIBUTE SLEWRATE OF portF: SIGNAL IS "FAST";

Verilog:

output [4:0] portA /* synthesis IO TYPE="LVCMOS33" SLEWRATE = "FAST"*/;

CLAMP

VHDL:

ATTRIBUTE CLAMP: string;
ATTRIBUTE CLAMP OF portF: SIGNAL IS "ON";

Verilog:

output [4:0] portA /* synthesis IO_TYPE="LVCMOS33" CLAMP = "ON"*/;

HYSTERESIS

VHDL:

ATTRIBUTE HYSTERESIS: string;
ATTRIBUTE HYSTERESIS OF portF: SIGNAL IS "ON";

Verilog:

output [4:0] portA /* synthesis IO TYPE="LVCMOS25" HYSTERESIS = "ON"*/;

LOC

VHDL:

ATTRIBUTE LOC : string;
ATTRIBUTE LOC OF output_vector : SIGNAL IS "H5";

Verilog:

Input rst /* synthesis LOC="H5" */;

VREF

To set User Vref Locate:

- 1. After opening the design project, choose **Tools > Device Constraint Editor**.
- 2. Select the Global tab at the bottom of the view.
- 3. Double-click the cell beside **Vref Locate**. A dialog box opens.
- 4. For each available site, click on the desired row and enter a unique name in the VREF Name field.

Syntax

ldc_create_vref -name <vref_name> -site <site_value>

where:

```
<vref name> = string
```

<site_value> = already pre-filled by Radiant.

For more details regarding I/O type, see the sysIO User Guide for your target device family. Example

This constraint assigns a custom site name TEST_SITE to the selected site.

ldc_create_vref -name TESTING_SITE 8



Appendix B. sysI/O Buffer Design Rules

- Only one V_{CCIO} level is allowed in a given bank. As such, all IO_TYPES of that bank should be compatible with the V_{CCIO} level.
- Banks at the top left, and right side of the device can only support single-ended I/O.
- Bottom banks support differential inputs and outputs as well as single-ended I/O.
- When an output is configured as an OPENDRAIN, the PULLMODE is set to NONE and the CLAMP setting is set to
 OFF.
- When an output is configured as an OPENDRAIN, it can be placed independent of V_{CCIO}.
- When a ratioed input buffer is placed in a bank with a different V_{CCIO} (mixed mode), the Pull mode options of Up are no longer available
 - The IO_TYPE attribute for a differential buffer can only be assigned to the TRUE pad. The Lattice Radiant® design tool automatically assigns the other I/O of the differential pair to the complementary pad.
- DIFFRESISTOR termination is available on all sysI/O pairs of bottom banks.
- If none of the pins are used for a given bank, the V_{CCIO} of the bank should be grounded except for the JTAG bank.



Appendix C. sysI/O Attributes using the Lattice Radiant Device Constraint Editor User Interface

sysI/O buffer attributes can be assigned using the Device Constraint Editor in the Lattice Radiant software. The Port Assignments Sheet lists all the ports in a design and all the available sysI/O attributes in multiple columns. Click on each of these cells for a list of all the valid I/O preferences for that port. Each column takes precedence over the next. Therefore, when you choose a particular IO_TYPE, the columns for the PULLMODE, DRIVE, SLEWRATE, and other attributes list only the valid entries for that IO TYPE.

Pin locations can be locked by using the Pin column of the Port Tab Sheet or by using the Pin Tab Sheet. You can right-click on a cell and go to Assign Pins to see a list of available pins.

In Device Constraint Editor, go to Design > Constraint DRC to look for incorrect pin assignments.

All the preferences assigned using the Device Constraint Editor are written into the post synthesis constraint file (.pdc). Figure C.1 shows the Port Sheet of Device Constraint Editor. For further information on how to use Device Constraint Editor, refer to the Lattice Radiant Help documentation, available in the Help menu option of the software.



Name	Group By	Pin	BANK	IO_TYPE	CLAMP	DIFFDRIVE	DIFFRESISTOR	DRIVE	GLITCHFILTER	HYSTERESIS	OPENDRAIN	PULLMODE	SLEWRATE	TERMINATION	VREF
📴 All Port	N/A	N/A	N/A		N/A										
▼ D Input	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
▶ m Clock	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
axis_tvalid_i	N/A	(M4)	(6)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
clk_hs_en_i	N/A	(F6)	(7)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
d_hs_en_i	N/A	(H3)	(7)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
hs_rx_en_i	N/A	(L13)	(2)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
■ Ip_en_i	N/A	(J3)	(6)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
Ip_rx_en_i	N/A	(L12)	(2)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
pd_dphy_i[0]	N/A	(E6)	(7)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
pll_clkop_i[0]	N/A	(E11)	(1)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
pll_clkop_i[1]	N/A	(D7)	(7)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
pll_lock_i[0]	N/A	(E7)	(7)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
pll_lock_i[1]	N/A	(K16)	(2)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
reset_n_i	N/A	(G13)	(1)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
sp_en_i	N/A	(J5)	(6)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
sync_rst_i	N/A	(N2)	(6)	LVCMOS33(LVCMOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
Output	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
▶ ● Bidi	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

Figure C.1. Port Tab of Device Constraint Editor



Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport. For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/en/Support/AnswerDatabase.



Revision History

Revision 1.8, December 2022

Section	Change Summary
Software sysI/O Attributes	Changed the default value of the attribute from OFF to 100 in the DIFFRESISTOR section.
Technical Support Assistance	Added reference link to Lattice Answer Database.

Revision 1.7, August 2022

Section	Change Summary
sysI/O Banking Scheme	• Removed reference to the 125k device from the CrossLink-NX, Certus-NX, CertusPro-NX sections.
	• Removed reference to MachXO5-NX 55k device from the MachXO5-NX section. Revised banking description and Figure 3.2.
	 Corrected title of the referenced document to Power Management and Calculation for CrossLink-NX Devices (FPGA-TN-02075).

Revision 1.6, June 2022

Section	Change Summary
All	Added CrossLink-NX-33 support.

Revision 1.5, December 2021

Section	Change Summary
All	Added MachXO5-NX support.

Revision 1.4, October 2021

Section	Change Summary
Software sysI/O Attributes	In the PULLMODE section, changed Default to DOWN for standards mentioned above. Others defaulted to NONE.
	 In HYSTERESIS section, changed Default to ON for LVTTL, and LVCMOS15/18/33 for input and bidirectional standards. Others defaulted to NA. Minor editorial changes.

Revision 1.3, June 2021

Section	Change Summary
-	Added references to the CertusPro-NX data sheet and technical notes.
sysI/O Banking Scheme	 Updated section introduction. Updated footnote in Figure 3.1. sysl/O Banking. Updated Figure 3.3. Wide Range sysl/O Buffer for Top, Left/Right Side.

Revision 1.2, November 2020

Section	Change Summary
Introduction	Added references to data sheets and removed some statements.
sysI/O Overview	Added this section.
sysI/O Banking Scheme	Updated introductory paragraph.
	Updated headings of sub-sections 3.2 and 3.3.
sysI/O Buffer Configurations	Updated Programmable Clamp section.
Software sysl/O Attributes	Deleted Preference Editor from DIN/DOUT description.
Appendix A. sysI/O Attribute	Updated default of PULLMODE and CLAMP attributes.
Examples	Updated values of TERMINATION attribute.
	Updated subheading to DRIVE STRENGTH.
_	Minor adjustments in formatting/style.

© 2020-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Revision 1.1, June 2020

Section	Change Summary
All	Updated document title to sysI/O Usage Guide for Nexus Platform.
	Added Nexus platform (which includes CrossLink-NX and Certus-NX) support.
sysI/O Banking Scheme	Updated note in Figure 3.1.
	Added the High Performance sysl/O Buffer Pairs (On Bottom Side) and Wide Range sysl/O Buffer Pair (On Top, Left/Right Sides) sections.
	Added references in Standby section.
sysI/O Buffer Configurations	Added the Soft MIPI D-PHY Support section.
Appendix A. sysI/O Attribute Examples	Added this section.
Appendix B. sysl/O Buffer Design Rules	Added this section.
Appendix C. sysI/O Attributes using the Lattice Radiant Device Constraint Editor User Interface	Added this section.

Revision 1.0, November 2019

Section	Change Summary
All	Initial release



www.latticesemi.com