A set of RTL designs that quantify the architectural parameters
Verilog C++ SystemVerilog Forth
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Failed to load latest commit information.
afu_final
spl2_write_through
LICENSE
README.md
splapp3.cpp

README.md

Microbench_HARP

A set of RTL designs that quantify the architectural parameters