


NEC Electronics U.S.A. Inc.

Microcomputer Division



Western Microtechnology 10040 Bubb Road Cupertino, CA 95014 Phone (408) 725-1660 TWX 910-338-0013



C Electronics U.S.A. Inc. **Microcomputer Division**

μPD7500 SERIES CMOS 4-BIT SINGLE CHIP MICROCOMPUTER FAMILY

Description

The µPD7500 Series CMOS 4-Bit Single Chip Microcomputer Family is a broad product line of 10 individual devices designed to fulfill a wide variety of applications. The advanced 4th generation architecture includes all of the functional blocks necessary for a single chip controller, including an ALU, Accumulator, Program Memory (ROM), Data Memory (RAM), four General Purpose Registers, Stack Pointer, Program Status Word (PSW), 8-Bit Timer/Event Counter. Interrupt Controller, Display Controller/Driver, and 8-Bit Serial Interface. The instruction set maximizes the efficient utilization of fixed Program Memory space, and includes a variety of addressing, Table-Look-up, Logical, Single Bit Manipulation, vectored jump, and Condition Skip Instructions.

The uPD7500 Series includes three different devices. the µPD7501, µPD7502, and µPD7503, capable of directly driving Liquid Crystal Displays with up to 12 7-segment digits. The µPD7508A can directly drive up to 35V Vacuum Fluorescent Displays with up to 8 7-segment digits, and the uPD7519 can directly drive up to 35V Vacuum Fluorescent Displays with up to 16 7-segment digits.

All 10 devices are manufactured with a Silicon gate CMOS process, consuming only 900µA max at 5V, and only 400µA max at 3V. The HALT and STOP powerdown instructions can significantly reduce power consumption even further.

The flexibility and the wide variety of µPD7500 Series devices available make the µPD7500 series ideally suited for a wide range of battery-powered, solarpowered, and portable products, such as telecommunication devices, hand-held instruments and meters. automotive products, industrial controls, energy management systems, medical instruments, portable terminals, portable measuring devices, appliances, and consumer products.

Features

- ☐ Advanced 4th Generation Architecture ☐ Choice of 8-Bit Program Memory (ROM) size: 1K, 2K, 4K internal, or 8K external bytes ☐ Choice of 4-Bit Data Memory (RAM) size: 64, 96, 128, 208, 224, or 256 internal nibbles □ RAM Stack ☐ Four General Purpose Registers: D, E, H, and L
 - Can address Data Memory and I/O ports
 - Can be stored to or retrieved from Stack

- ☐ Powerful Instruction Set
 - From 58 to 110 instructions, including:
 - Direct/indirect addressing
 - Table Look-up
 - RAM Stack Push/Pop
 - Single byte subroutine calls
 - RAM and I/O port single bit manipulation
 - Accumulator and I/O port Logical operations
- 10 µs Instruction Cycle Time, typically □ Extensive General Purpose I/O Capability
 - One 4-Bit Input Port
 - Two 4-Bit latched tri-state Output Ports
 - Five 4-Bit input/latched tri-state Output Ports
 - Easily expandable with µPD82C43 CMOS I/O Expander
 - 8-Bit Parallel I/O capability
- ☐ Hardware Logic Blocks Reduce Software Requirements
 - Operation completely transparent to instruction execution
 - 8-Bit Timer/Event Counter
 - Binary-up counter generates INTT at coincidence
 - Accurate Crystal Clock or External Event operation possible
 - Vectored, Prioritized Interrupt Controller
 - Three external interrupts (INT₀, INT₁, INT₂)
 - Two internal interrupts (INTT, INTS)
 - Display Controller/Driver
 - Complete Direct Drive and Control of Multiplexed LCD or Vacuum Fluorescent Display
 - Display Data automatically multiplexed from RAM to dedicated segment/backplane/digit driver lines
 - 8-Bit Serial Interface
 - 3-line I/O configuration generates INTs upon transmission of eighth bit
 - Ideal for distributed intelligence systems or communication with peripheral devices
 - Complete operation possible in HALT and STOP power-down modes
- □ Built-in System Clock Generator
- □ Built-in Schmidt-Trigger RESET Circuitry ☐ Single Power Supply, Variable from 2.7V to 5.5V
- □ Low Power Consumption Silicon Gate CMOS Technology
 - 900 μA max at 5V, 400 μA max at 3V
 - HALT, STOP Power-down instructions reduce power consumption to 20 µA max at 5V, 10µA at 3V (Stop mode)
- ☐ Extended 40°C to + 85°C Temperature Range Available
- □ Choice of 28-pin or 40-pin dual-in-line packages, or 52-pin or 64-pin flat plastic packages

Features	7500	7501	7502	7503	7506	7507	75078	7508	7508A	7519
internal ROM (8-bit words)		1K	2K	4K	1K	2K	2K	4K	4K	4K
Expandable to	8K									
RAM	256×4	96×4	128×4	224×4	64×4	128×4	128×4	224×4	208×4	256 × 4
I/O Lines	32	24	23	23	22	32	20	32	32	28
8-Bit Timer/Event Counter		•	•	•	•	•	•	•	•	•
8-Bit Serial Interface	•	•	•	•		•	•	•	•	. •
Registers Outside RAM	4×4	2×4	4×4	4×4	2×4	4×4	4×4	4×4	4×4	4×4
Instructions	110	63	92	92	58	92	91	92	92	92
Min Cycle Time (µs)	6.67	6.67	6.67	6.67	6.67	6.67	6.67	6.67	6.67	6.67
Interrupts	5	4	4	4	2	4	4	4	4	4
Stack Levels	RAM	RAM	RAM	RAM	RAM	RAM	RAM	RAM	RAM	RAM
Display Controller/ Driver		LCD	LCD	LCD					VFD drive only	VFD
Analog I/O										14-bit D/A
Current Consumption (max)								-		
Normal Operation	-		900	μA at 5V	± 10%	; 400 μA	at 3V ±	10%-		
Stop Mode	-		20 /	μA at 5V	± 10%	; 10μA a	t 3V ± 1	0%		
Operating	-10°C					-40°C				-
Temperature Range	to < +70℃					— to — +85°C				
Packages	+10 C					+03 C		,		
28-pin DIP					•			•		
40-pin DIP	* ***					• .		•	•	
52-pin Flat			·		•	•		•		
64-pin Flat		•	•	•	 -				Macrosom	
64-pin QUIL	•									•

Instruction Set

The μ PD7500 Series Instruction Set consists of 110 powerful instructions designed to take full advantage of the advanced μ PD7500 architecture in your application. It is divided into two subsets, according to the complexity of the device.

Instruction Set "A" is available for the higher-performance μ PD7500 Series devices having either a 2K \times 8-bit or a 4K \times 8-bit Program Memory. It can be used with the μ PD7500, μ PD7502, μ PD7503, μ PD7507, μ PD7507, μ PD7508A, and μ PD7519 products.

Instruction Set "B" is available for the lower-cost μPD7500 Series devices having a 1K \times 8-bit Program Memory. Its instructions are a compatible subset of Instruction Set "A," and can be used with the $\mu\text{PD7500},\,\mu\text{PD7501},$ and μPD7506 products.

Instruction Set Symbol Definitions

The following abbreviations are used in the description of the μ PD7500 Series Instruction sets:

Symbol	Explanation and Use
A	Accumulator
<u>An</u>	Bit "n" of Accumulator
addr	Address
bit	Operand specifying one bit of a nibble
Bn	Bit "n" of two-bit operand B1 B0 Bit Specified
	0 Bit 0 (LSB)
	0 1 Blt 1
	1 0 Bit 2 1 1 Bit 3 (MSB)
Bank	1 1 Bit 3 (MSB) Bank Flag of PSW (µPD7500 only)
borrow	Resulting value is less than 0H
C	Carry Flag
data	Immediate data operand
D	D Register
Dn	Bit "n" of immediate data operand
DE	DE Register Pair
DL	DL Register Pair
E	E Register
H	H Register
HL IFR	HL Register Pair
)EH	Interrupt Enable Register IER bit: 0 1 2 3
	Interrupt: INT _T INT _{0/S} INT ₁ INT ₂
IME	Interrupt Master Enable F/F
INT _n	Interrupt "n"
IRF ₀	Interrupt Request Flag "n"
L	L Register
overflow	Resulting value is greater than FH
P()	Parallel Input/Output Port addressed by the value within the parentheses
PC _n	Program Counter
PSW	Bit "n" of Program Counter Program Status Word
	PSW bit: 0 1 2 3
	Flag: Carry Bank SK0 SK1
rp	Register Pair, specified by the 3-bit immediate data operand D ₂₋₀ , as follows:
	D ₂ D ₁ D ₀ rp Additional Action
	0 0 DL none (instruction set "A" only)
	0 0 1 DE none (Instruction set "A" only)
	1 0 0 HL - decrement L; skip if L = FH 1 0 1 HL + increment L; skip if L = OH
	1 1 0 HL none
S	Skip Cycles: 0 when skip condition does not occur
	1 when skip condition does occur
SIO	Serial I/O Shift Register
SIOCR SP	Serial I/O Count Register
String	Stack Pointer String Effect; in a string of similar instructions, only the first
String	encountered is executed; the remainder of the instructions in the string
	are executed as NOP instructions
taddr	Operand specifying ROM Table Data
Tn	Bit "n" of ROM Table Data
TCR	Timer Counter Register
TMR	Timer Modulo Register
()	The contents of the RAM location addressed by the value within the parentheses
[]	The contents of the ROM location addressed by the value within the
	brackets
-	Load, Store, or Transfer right operand into left operand
	Exchange the left and right operands
NOT	Logical NOT (One's complement)
AND	LOGICAL AND
OR	LOGICAL OR
XOR	LOGICAL Exclusive OR
	Instruction pertains to µPD7500 only

μ PD7500 SERIES

Instruction Set "A"

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description	_			ins	tructio	on Coc	10			Bytes	Cycles	Skip Condition
	renction		D7	D6	D ₅	D4	D3	D ₂	D ₁	D ₀	HEX			ONLY SUIGNION
LADR addr	A(D ₇₋₀)	Load Accumulator from directly addressed RAM	0 D7	0 D6	1 D ₅	1 D4	1 D3	0 D2	0 D1	0 D0	38 00-FF	2	2	
LAI data	A←D ₃₋₀	Load Accumulator with immediate data	0	0	0	1	D ₃	D ₂	D ₁	D ₀	10-1F	1	1	String
LAM rp	A-(rp) rp = DL, DE, HL - , HL + , HL if rp = HL - , skip if borrow if rp = HL + , skip if overflow	Load Accumulator from Memory, possible skip	0	1	0	D ₂	0	0	D ₁	Do	40, 41 50-52	1	1+8	See explanation of "rp" in symbo definitions
LAMT (µPD7500, µPD7502 only)	ROM addr = PC ₁₀₋₆ , 0, C, A ₃₋₀ A←[ROM addr]7-4 (HL)←[ROM addr]3-0	Load Accumulator and Memory from Table	0	1	0	1	1	1	1	0	5E	1	2	
LAMTL (µPD7500, µPD7503, µPD7507, µPD7507S, µPD7508, µPD7508A, µPD7519, only)	ROM addr = PC11-8, A3-0, (HL)3-0 A[ROM addr]7-4 (HL)[ROM addr]3-0	Load Accumulator and Memory from Table Long	0	0	1	1	0	1	1 0	0	3F 34	2	2	
LDEI data	D←D7.4 E←D _{3.0}	Load DE register pair with immedi- ate data	0 D7	1 D6	0 D5	0 D4	1 D3	1 D2	1 D ₁	1 D0	4F 00-FF	2	2	
LDI data	D←D3-0	Load D register with immediate data	0	0	1	1	1 D3	1 D2	1 D1	0 D0	3E 20-2F	2	2	MANAGER PRO 1997
LEI data	E←D3-0	Load E register with immediate	0	0	1 0	1	1 D3	1 D2	1 D1	0 D0	3E 00-0F	2	2	
LHI data	H←D3-0	data Load H register with immediate data	0	0	1	1	1 D3	1 D2	1 D1	0 D0	3E 30-3F	2	2	
LHLI data	H←D7-4 L←D3-0	Load HL register pair with immedi-	0 D7	1 D6	0 D5	0 D4	1 D3	1 D2	1 D1	0 D0	4E 00-FF	2	2	String
LHLT taddr	ROM addr = 0C0H + D3-0 H←[ROM addr]7-4 L←[ROM addr]3-0	ate data Load HL register pair from ROM Table	1	1	0	0	D ₃	D ₂	D ₁	D ₀	C0-CF	1	2	String
LLI data	L+D3-0	Load L register with immediate data	0	0	1	1	1 D3	1 D2	1 D1	0 D0	3E 10-1F	2	2	
		Udia		Sto	re									
ST	(HL)←A	Store A to Memory	0	1	0	1_	0	1	1	1	57	1	11	
TAD	D←A	Transfer A to D	0	Trans	ofer 1	1	1	1	1	0	3E	2	2	
TAE	E+A	Transfer A to E	0	0	- 1	0	1	0	1	0	AA 3E	2	2	
			1	0	Ö	ó	1	0	1	0	8A			
TAH	H←A	Transfer A to H	0 1	0	1	1	1	1 0	1	0	3E BA	2	2	
TAL	L←A	Transfer A to L	0	0	1 0	1	1	1	1	0	3E 9A	2	2	
TDA	A+D	Transfer D to A	0	0	1	1 0	1	1 0	1	0	3E AB	2	2	
TEA	A+E	Transfer E to A	0	0	1	1	1	1	1	0	3E	2	2	
THA	A←H	Transfer H to A	0	0	- 0	0 1	1	1	1	1 0	8B 3E	2	2	
TLA	A←L	Transfer L to A	0	0			1	0	1 1	1 0	BB 3E	2	2	
			1	Ō	Ó	_ i_	<u>i</u>	ó	1	1	9B	<u>-</u>		
XAD	AB	E	0	Excha	mge 0					0				
XADR addr	A++D A++(D7-0)	Exchange A with D Exchange A with	0	0	1	0 1	1	0	0	1	4A 39	1 2	1 2	
		directly addressed RAM	D7	D6	D ₅	D4	D3	D ₂	D1	D ₀	00-FF			
XAE XAH	A↔E	Exchange A with E	0		0	<u>.</u>		. 0		1	4B	1	1	
XAH XAL	A++H A++L	Exchange A with H Exchange A with L	0	1	1	$-\frac{1}{1}$	1	0	1	0	7A 7B		1	
XAM rp	A++(rp) rp = DL, DE, HL -, HL +, HL if rp = HL -, skip if borrow if rp = HL +, skip if overflow	Exchange A with L Exchange A with Memory, Possible Skip	0	1	0	D ₂	0	1	D1	1 D ₀	44, 45 54-56	1	1+8	See explanation or "rp" in symbo definitions
XHDR addr	H⊷(D ₇₋₀)	Exchange H with directly addressed RAM	0 D7	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	0 D0	3A 00-FF	2	2	
XLDR addr	L↔(D7-0)	Exchange L with directly addressed RAM	0 D7	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	1 D0	3B 00-FF	2	2	

instruction Set "A" (Cont.)

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description				Inst	ruotic	n Cod	•			Bytes	Cycles	Skip Condition
		· · ·		D ₆	Dg	D4	Dз	D ₂	D ₁	Do	HEX			
ACSC	A, C←A+(HL)+C skip if carry	Add with carry; skip if carry	0	1	1	1	1	1	0	0	7C	1	1+5	Carry = 1
ADSC	A-A+0	Add D to A. skip			morenea	energen.	an redon		*****	0		2	2.s.	Overflow
AESC	A-V + E	Add E to A, skip it overflow	9	Q.				energia Service	erickeren Robert	0	38	. 2	2+8	Overflow
AHSC	A-A + H	Add H to A, skip If overflow	9	0	 	-	ende ende	. 0	O	1	89 8E	2	_2+S	Dverflow
AISC data		if overflow Add immediate	1 0	. 0 0	. 1 . 0	- 1 0	D3	D2	D ₁	Do	89 00-0F	1	1+S	Overflow
NEC	A←A + D3.0 skip if overflow	skip if overflow		ń		-		-	 88973		3É		2+8	Overtiow
	A-A+L	Add H to A, skip if overflow	j	, ğ	9			Ó	ġ	constitues notas siste	99	anima finaka Magazaran	entre moneo	entitation commencer com-
ASC	A←A + (HL) skip if overflow	Add memory; skip if overflow	0	1] 	1	1	1	0	1	7C	1	1+8	Carry = 1
elotele)	A-A-D Big II borrow	Subtract D from A skip if borrow	9	0	1		1	0	. 0	0	3E A8	2	2.S	Borrow
(FSB	A Allo A borrow	Subtract E from A. skip if borrow		8	- 1	- 1		- 1 0	- 1	0 0	3E 88		2.S	Borrow
нав	A-A-H	Subtract H from A		- 8					-1-	- 8 -	3E 88	2	2.S	Borrow
si,98	A-A - L	Subtract L from A. akip if borrow	9			ar estado	-		i i	1	3E	2	248	Borrow
	Allanda Alexandra Anglia de la companya de la comp		are exercises	Logi	cal	andrea.		and the		escultura.	98	Maria Maria Maria (1994)	e de dominio	
ANL	A←A AND (HL)	AND Accumulator and Memory	0	0	1	1	1 0	0	1	1 0	3F B2	2	2	
EXL	A⊷A XOR (HL)	Exclusive-Or Accumulator and Memory	0	1	1	1	1	1	1	0	7E	1	1	
DRL	A←A OR (HL)	OR Accumulator and Memory	0	0	1	1	1	1	1	1 0	3F B6	2	2	
				Accum										
MA	A←NOT A	Complement Accumulator	0	1	1	1	1	1	1	1	7F	1	1	
IAL	C-A3.	Rotate	9	. 0	. 1	1		. 1.	1	سياست			androna 2 genaran	e (politika kapun juur suur suur
		Accumulator left		. 0		1	0	1_			B7	-	and the second second	apoly a Princip construction of the second
	A4+A2 A2+A1 A1+A0	Accumulator left through Carry	1	. 0		1	0	1.	1	1				
IAR	A1-A0 A0+C (old) C+A0	Rotate	1 	0	1	1	1	1	1	1	3F	2	2	
AR	A1-A0 A0-C (old) C-A0 A0-A1 A1-A2 A2-A3		0 1	0 0 0	1 1	1 1 1	1 0	1 0	1 1 1	1 1 1		2		
IAR	A1-A0 A0-C (old) C+A0 A0-A1 A1-A2	Rotate Accumulator right	1		1 1 1	1 1 1	1 0	1 0	1 1 1	1 1	3F	2		
C	A1 - C (old) A0 - C (old) C - A0 A0 - A1 A1 - A2 A2 - A3 A3 - C (old) C - 0	Rotate Accumulator right through Carry Reset Carry	Progr	0 0 0 0	1 1 1 atus W	1	1	0	0	1 1 1 0	3F B3	1	1	
C C	A1 - C (c)d) A0 - C (c)d) C - A0 A0 - A1 A1 - A2 A2 - A3 A3 - C (c)d) C - 0 C - 1	Rotate Accumulator right through Carry Reset Carry Set Carry	1 Progr	ram St	1	1	1			1 1 1 1 0 0 1 1	3F B3		. 2	
ic C	A1 - C (old) A0 - C (old) C - A0 A0 - A1 A1 - A2 A2 - A3 A3 - C (old) C - 0	Rotate Accumulator right through Carry Reset Carry Set Carry	Progr 0	ram St	1	1	1	0	0		3F B3	1	1	
ic c	A1 - C (c)d) A0 - C (c)d) C - A0 A0 - A1 A1 - A2 A2 - A3 A3 - C (c)d) C - 0 C - 1	Rotate Accumulator right through Carry Reset Carry Set Carry In Decrement DE Decrement directly addressed RAM:	Progr 0 0 0 ncreme	ram St	1	1	1	0	0		3F B3 78 79	1 1	1	(D7-0) = FH
IC IC IDE	A1 - C (Cod) A0 - C (Cod) C - A0 A0 - A1 A1 - A2 A2 - A3 A3 - C (Old) C - 0 C - 1 OE - DE - 1 (O7 - 0) - (O7 - 0) - 1 skip if (O7 - 0) = FH	Rotate Accumulator right through Carry Reset Carry Set Carry In Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip	Progr 0 0 0 nereme	ram St 1 1 1 ont and 0	1 1 1 Decr J 0	1 1 emen 1 0	1 1 t	0 0 1	0 0 0	1 0 0	3F B3 78 79 3E 8C 3C	1 1	1 1	
DPS addr	A1 → A0 A0 → C (old) C → A0 A0 → A1 A1 → A2 A2 → A3 A3 → C (old) C → 0 C → 1 DE → DE → 1 (D7 - 0) → (D7 - 0) − 1 skip if (D7 - 0) = FH	Rotate Accumulator right through Carry Reset Carry Set Carry In Decrement DE Decrement directly addressed RAM; skip if borrow	Progr 0 0 0 nereme	ram St 1 1 ent and 0 0 0	1 1 1 Decr 1 0 1 D5	1 1 emen 0 1 D4	1 1 t 1 D3	0 0 1 1 D ₂	0 0 0 0 0 0 D1	0 0 0 0 D ₀	3F B3 78 79 3E 8C 3C 00-FF 48	1 1 2 2 2 2	1 1 2+8	(D7-0) = FH E = FH
IC IC IDE IDES	A1 - 00 A0 - C (old) C - A0 A0 - A1 A1 - A2 A2 - A3 A3 - C (old) C - 0 C - 1 DE - DE - 1 (O7 - 0) - (O7 - 0) - 1 skip if (D7 - 0) = FH E - E - 1 skip if E = FH HL - HL - 1	Rotate Accumulator right through Carry Reset Carry Set Carry In Decrement De Decrement directly addressed RAM; skip if borrow Decrement E; skip if borrow Decrement HL	Progr 0 0 noreme 0 3 0 D7	ram St 1 1 ent and 0 0 0	1 1 1 Decr 1 0 1 D5	1 1 emen 0 1 D4	1 1 t 1 D3	0 0 1 1 D ₂	0 0 0 0 0 0 D1	0 0 0 0 D ₀	78 79 3E 8C 3C 00-FF	1 1 2 2 2 1	1 1 1 2+8 1+8	(D7-0) = FH E = FH
DDRS addr	A1 = 00 A0 = € (old) C ← A0 A0 ← A1 A1 ← A2 A2 ← A3 A3 ← C (old) C ← 0 C ← 1 (DT - 0) ← (DT - 0) − 1 sklp if (DT - 0) = FH E ← E − 1 eklp if E = FH HI — HI = -1	Rotate Accumulator right through Carry Reset Carry Set Carry In Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip if borrow Decrement HL	Progr 0 0 0 ncreme 0 i	7 am St 1 1 1 9 nt am 0 0 0 0 0 0 0 0	1 1 1 Decr 1 0 1 05 0	1 1 emen 0 1 D4 0	1 1 t 1 D ₃	0 0 1 1 D ₂	0 0 0 0 0 0 0 0 0 1 0	1 9 9 0 0 0 0	78 79 3E 8C 3C 00-FF 48 3E 9C 58	1 1 1 management and significant and significa	1 1 2+S 1+S	(D7-0) = FH E = FH
IC IC IDE IDRS addr IES IHL	A1 - 0 C (old) A0 - C (old) C - A0 A0 - A1 A1 - A2 A2 - A3 A3 - C (old) C - 0 C - 1 DE - DE - 1 (O7.0) - (O7.0) - 1 skip if (D7.0) = FH E - E - 1 skip if E = FH HL - HL - 1 L - L - 1 skip if L = FH OE - DE + 1	Rotate Accumulator right through Carry Reset Carry Set Carry Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip if borrow Decrement L; skip if borrow	Progr 0 0 0 ncreme 0 i	7 am St 1 1 1 9 nt am 0 0 0 0 0 0 0 0	1 1 1 Decr 1 0 1 05 0	1 1 emen 0 1 D4 0	1 1 t 1 D ₃	0 0 1 1 D ₂	0 0 0 1 0 0 D1	1 9 9 0 0 0 0	3F B3 78 79 3E 8C 3C 00-FF 48 3E 9C 58	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 2+8 1+8	(D7-0) = FH E = FH L = FH
IC IDE IDES IDES INC.	A1 - 0 (A1 - A1 - A1 - A1 - A1 - A2 - A2 - A2 -	Rotate Accumulator right through Carry Reset Carry Set Carry In Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip If borrow Decrement L; skip If borrow	1 Progr 0 0 0 0 ncreme 0 3 0 D7 0 0 1	0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 Decr 1 0 1 0 0 1 0 0	1 1 emen 0 1 D4 0	1 1 t 1 D3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 1 1 D ₂ 0	0 0 0 0 0 0 0 0 0 0 0	1 0 0 0 0 0 0 0 0	3F B3 78 79 3E SC 00-FF 48 3E 9C 58	1 1 1 2	1 1 2+S 1+S	(D7-0) = FH E = FH L = FH
DES addr	A1 - D0 A0 - D (old) C - A0 A0 - A1 A1 - A2 A2 - A3 A3 - C (old) C - 0 C - 1 DE - DE - 1 (D7.0) - (D7.0) - 1 skip if (D7.0) = FH E - E - 1 skip if E = FH HL - HL - 1 L - L - 1 skip if L = FH DE - DE + 1 (D7.0) - (D7.0) - 1 skip if L = FH DE - DE + 1	Rotate Accumulator right through Carry Reset Carry Set Carry Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip if borrow Decrement HL Decrement L; skip if borrow Increment DE	Progr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ram St 1 1 1 1 1 1 0 0 0 0 1 0 0 1 0 0 0 0 0	1 1 1 Decr 1 0 1 0 0 1 0 0	1 1 0 0 1 D4 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 1 1 1 D ₂ 0	0 0 0 1 0 0 0 1 0	1 0 0 0 0 0 0 0 0 0	3F B3 78 79 3E BC 3C 00-FF 48 3E 9C 58	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 2+8 1+8	(D7-0) = FH E = FH L = FH
DRS addr DBS addr DBS addr	A1-00 A0-00 (old) C-A0 A0-A1 A1-A2 A2-A3 A3-C (old) C0 C1 DEDE - 1 (D7-0)-(D7-0)-1 skip if (D7-0) = FH E-E - 1 skip if E = FH HLHL - 1 skip if L = FH DEDE + 1 (D7-0)-(D7-0)-1 skip if C7-0) = OH	Rotate Accumulator right through Carry Reset Carry Set Carry Decrement DE Decrement directly addressed RAM: skip if borrow Decrement E; skip if borrow Increment L; skip if borrow increment DE	1 Progr 0 0 ncreme 0 1 0 D7 0 0 1 0 0 0 7	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 Decr 1 0 1 0 1 0 0 1 0 1 0 0	1 1 0 0 1 D4 0	1 1 1 D3 1	0 0 1 1 1 1 D ₂ 0	0 0 0 0 0 0 0 1 0 0	1 0 0 0 0 0 0 0 0 0	78 79 3E 8C 3C 00-FF 48 3E 9C 58 3C 00-FF 48 3E 9C 58	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 2+S 1+S 1+S 2+S	(D7-0) = FH E = FH L = FH (D7-0) = 0H E = 0H
DDRS addr DDRS addr DDRS addr DDRS addr	A1 - 0 c (old) C - A0 A0 - A1 A1 - A2 A2 - A3 - C (old) C 0 C - 1 DE - DE - 1 (O7.0) - (O7.0) - 1 skip if (D7.0) = FH E - E - 1 L - L - 1 skip if L = FH OE - DE - FH (O7.0) - (O7.0) - 1 skip if C = OFH DE - DE - I Skip if L = FH DE - DE - I Skip if L = FH DE - DE - I Skip if L = FH DE - DE - I Skip if L = FH DE - DE - I Skip if C = OFH Skip if D7.0) - OFH E - E - I Skip if D7.0) = OH E - E - I	Rotate Accumulator right through Carry Reset Carry Set Carry Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip if borrow Increment directly addressed; skip if overflow Increment E; skip if overflow	Progr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 Decr 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 0 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1	1 1 1 D3 1	0 0 1 1 1 1 D ₂ 0	0 0 0 0 0 0 0 1 0 0	1 0 0 0 0 0 0 0 0 0	78 79 3E 8C 3C 00-FF 48 3E 9C 3C 00-FF 48 3E 9C 48	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 2+8 1+8 1+8 2+8	(D7-0) = FH E = FH L = FH (D7-0) = 0H
PAR ACC SC S	A1-00 A0-0 (old) C-A0 A0-A1 A1-A2 A2-A3 A3-C (old) C0 C1 DEDE - 1 (D7-0)-(D7-0)-1 skip if (D7-0) = FH E+E - 1 skip if E = FH HLHL - 1 skip if (D7-0) = Old Skip if (D7-0) = Old Skip if CD7-0) = Old Skip if L = FH DEDE + 1 (D7-0)-(D7-0) = Old E-E + 1 skip if E = Old H)HL + 1	Rotate Accumulator right through Carry Reset Carry Set Carry Decrement DE Decrement directly addressed RAM; skip if borrow Decrement E; skip if borrow Increment DE Increment DE Increment directly addressed; skip if overflow Increment E; skip if overflow Increment H.	Progr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 Decr 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 0 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1	1 1 1 1 1 1 D3 1 1 D3 1 1 D3 1	0 0 1 1 1 D ₂ 0 1 1 1 D ₂	0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0	1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1	78 79 3E 3C 3C 00-FF 48 3E 9C 58 3D 00-FF 49	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 2+8 1+8 1+8 2+8 1+8	(D ₇ -0) = FH E = FH L = FH (D ₇ -0) = 0H E = 0H

Instruction Set "A" (Cont.)

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508A, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description	Instruction Code							Bytes	Cycles	Skip Condition		
	401011		D7	De	05	D4	D3	D ₂	D ₁	D ₀	HEX		-,5100	
CALL addr	(SP - 1)+PC7-4 (SP - 2)+PC3-0 (SP - 3)+PSW (SP - 4)+PC11-18 SP-SP - 4 BANK+0 PC11+0 PC10-0+D10-0	Call subroutine	0 D7	Brar 0 D ₈	1 D5	1 D4	0 D3	D ₁₀ D ₂	Dg D1	D8 D0	30-37 00-FF	2	2	
ALT addr	(SP - 1)+PC7-4 (SP - 2)+PC3-0 (SP - 3)+PSW (SP - 4)+PC11-8 ROM addr = 0C0H+D5-0 BANK+0 PC11-10+00 PC2-7+[ROM addr]7-5 PC6-5+00 PC4-0+[ROM addr]4-0	Call subroutine through ROM Table (single byte)	. 1	1	D5	D4	D3	D ₂	D ₁	D ₀	D0-FF		2	
AM data	PC ₁₁₋₈ ←D ₃₋₀ PC ₇₋₄ ←A PC ₃₋₀ ←(HL)	Vectored Jump on Accumulator and Memory	0	0	1	1	1 D3	1 D ₂	1 D1	1 D0	3F 10-1F	2	2	
CP addr	PC ₅₋₀ ←D ₅₋₀	Jump within current page	1	0	D ₅	D4	D ₃	D ₂	D ₁	D ₀	80-BF	1	1	
MP addr	PC11-0←D11-0	Jump to specified address	0 D7	0 D6	1 D5	0 D4	D ₁₁	D ₁₀ D ₂	Dg D1	Dg Dg	20-2F 00-FF	2	2	
UMPL addr	BANCEDIZ RESERVERISES	Jump Long to specified address	0	0	6 6 557	1 0	011	D10	Dg	Dg	3F 00-0F 20-2F	3		
Т	PC11.8+(SP) BANK-(SP+1) PC3.0+(SP+2) PC7.4+(SP+3) SP-SP+4	Return from Subroutine	0	D6 1	D 5 0	1 1	5 3 0	D 2	<u>01</u> 1	100 1	90-FF 53	1	1	
rpsw	PC ₁₁₋₈ - (SP) PSW - (SP + 1) PC ₃₋₀ - (SP + 2) PC ₇₋₄ - (SP + 3) SP - SP + 4	Return from Subroutine and restore PSW	0	1	0	0	0	0	1	1	43	1	2	
rs	PC11.8*(SP) BANK*-(SP+1) PC3.0*(SP+2) PC7.4*-(SP+3) SP*-(SP+4) Skip unconditionally	Return from Subroutine; then skip next Instruction	0	1	0	1	1	0	1	1	5B	1	1+8	Unconditional
				Sta	- ARREST COLUMN									
OPDE	E+-(SP) D+-(SP + 1) SP+-SP + 2	Pop DE register pair off Stack	1	0	0	0	1	1	1	1	3E 8F	2	2	
OPHL	L+(SP) H+-(SP+1) SP+-SP+2	Pop HL register pair off Stack	0	0	1	1	1	1	1	0	3E 9F	2	2	
SHDE	(SP - 1) ← D (SP - 2) ← E SP ← SP - 2	Push DE register pair on Stack	0	0	1	1	1	1	1	0	3E 8E	2	2	
SHHL	(SP - 1) - H (SP - 2) - L SP - SP - 2	Push HL register pair on Stack	0	0	1	1	1	1	1	0	3E 9E	2	2	
AMSP	SP7-4-A SP3-1-(HL)3-1 SP0-0	Transfer Accumu- lator and Memory to Stack Pointer	0	0	1	1	1	1	1	1	3F 31	2	2	
SPAM	A+SP7-4 (HL)3-1+SP3-1 (HL)0+0	Transfer Stack Pointer to Accumulator and Memory	0	0	1	1	0	1 1	1 0	1 1	3F 35	2	2	
(ABT bit	Skip if Abit = 1	Skip if Accumulator	Co:	nditior 1	al Sk	l p 1	0	1	B ₁	Bo	74-77	1	1+S	A 1
(AEI data	bit = B ₁₋₀ (0-3) Skip if A = D ₃₋₀	bit true Skip if Accumulator	0	0	- <u>'</u>	<u>'</u>	1	<u>'</u>	1	1	3F	2	2+5	Abit = 1 A = D3-0
valu		equals immediate data	Ö	ĭ	i	ó	D3	D ₂	D ₁	D ₀	60-6F			~ - W3-U
KAEM	Skip if A = (HL)	Skip if Accumulator equals Memory	0	1	0	1	1	1	1	1	5F	1	1+5	A = (HL)
(C	Skip if C = 1	Skip If Carry	0	1	0	1	1	0	1	0	5A	1	1+5	C = 1
KDEI data	Skip if D = D3-0	Skip if D equals immediate data	0	0	1	1 0	1 D3	1 D2	1 D1	0 D0	3E 60-6F	2	2+5	D = D3-0
KEEI data	Skip if E = D ₃₋₀	Skip if E equals immediate data	0	0	0	1 0	1 D3	1 D ₂	1 D1	0 D0	3E 40-4F	2	2+8	E = D ₃₋₀
KHEI data	Skip if H = D3.0	Skip if H equals	0	0	1	1	1	1	1	0	3E	2	2 + S	H = D3-0

Instruction Set "A" (Cont.)

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508A, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description				Inst	ruetic	Bytes	Cycles	Skip Conditio				
miremonic	runction		. D7	D ₆	D ₅	D4	Dз	D ₂	D ₁	D ₀	HEX	- Dy(45	Cycles	- And Condition
SKLEI data	Skip if L = D3-0	Skip if L equals	Condit 0	ional S	kip (C	ont.)	-	-1	1	0	3E	2	2+5	L = D3-0
		immediate data	0	1	Ö	<u>i</u>	D ₃	D ₂	D ₁	D ₀	50-5F			
KMBF bit	Skip if (HL)bit = 0 bit = B ₁₋₀ (0-3)	Skip if Memory bit false	0	1	1	0	0	- 0	B ₁	B ₀	60-63	1	1+5	(HL)bit = 0
KMBT bit	Skip if (HL)bit = 1 bit = B1-0(0-3)	Skip if Memory bit true	0	1	1,	0	. 0	1-	B ₁	Во	64-67	1	1+5	(HL)bit = 1
IKME)	Skip if (HL) = D ₃₋₀	Skip if Memory equals immediate	0	0	1		Da	Do	Di-	1 Do	3F 70-7F		2+S	(HL) = D3-0
		data			erio de la como de la		A SYS	e de Es		A STATE OF THE STA		The second	-	Wall State of the
AMMOD	TMR7-4+A	Transfer	Time	r/Even	t Cou	nter 1	1		1	1	3F	2	2	
Ammob	TMR3-0-(HL)	Accumulator and Memory to Timer Modulo Register	0	Ō	1	1	1	1	1	1	3F		· •	
CNTAM	A←TCR7-4 (HL)←TCR3-0	Transfer Timer Count Register to Accumulator and Memory	0	0	1	1	1	0	1 1	1	3F 3B	2	. 2	
IMER	TCR ₇₋₀ ←0 IRF _T ←0	Start Timer	0	0	1	1	1 0	1	1	1	3F 32	2	2	
				errupt			-							
DI data	IME F/F+0 if data = 0 IER3-0+IER3-0 AND NOT D3-0 if data < > 0	Disable interrupt, interrupt Master Enable F/F or specified	0	0	0	0	1 D3	1 D2	1 D1	1 D0	3F 80-8F	2	2	
i data	IME F/F←1 If data = 0 IER ₃₋₀ ←IER ₃₋₀ OR D ₃₋₀ If data < > 0	Enable Interrupt, Interrupt Master Enable F/F or	0	0	1 0	1	1 D3	1 D2	1 D ₁	1 D ₀	3F 90-8F	2	2	
KI data	Skip if IRF _n AND D ₃₋₀ < > 0 IRF _n ←IRF _n AND NOT D ₃₋₀	Request Flag is	0 0	0	1 0	1 0	1 D3	1 D2	1 D1	1 D0	3F 40-4F	2	2+5	IRFn = 1
		true	Se	rial in	terfac									
10	SIOCR+0	Start Serial I/O Operation	0	. 0	1	1	1	1 0	1	1	3F 33	2	2	
AMSIO	IRF0/S←0 SIO7-4←A SIO3-0←(HL)	Transfer Accumu- lator and Memory to SI Shift	0	0	1 1	1	1 1	1 1	1	1 0	3F 3E	2	, 2	
SIOAM	A+-SIO7-4 (HL)+-SIO3-0	Register Transfer SI Shift Register to Accum- lator and Memory	u- 0	0	1	1	1 1	1 0	1	1	3F 3A	2	2	
				Parall										
NP data	P(P ₃₋₀)←P(P ₃₋₀) AND D ₃₋₀	AND output port latch with immediate data	0 D3	1 D ₂	0 D1	O DO	1 P3	1 P2	0 P1	O Po	4C 00-FF	2	2	
port	A←P(P3-0)	Input from port, immediate address	0	0	1 0	1 0	1 P3	1 P2	1 P1	1 P0	3F C0-CF	2	2	
P1 (except PD7507S)	A←P(1)	Input from Port 1	0	1	1	1	0	0	0	1	71	1	1	
P54	A←P(5)	Input Byte from	0	0	1	1	1	1 0	1 0	1 0	3F 38	2	2	
PL	(HL) ← P(4) A ← P(L)	Ports 5 and 4 Input from Port specified by L	0	1	1	-	0	0	0	0	70	1 1	1	
P port	P(P ₃₋₀)←A	Output to port,	0	0	1 1	1 0	1	1 P ₂	1	1	3F	2	2	
)P3	P(3)←A	Immediate address Output to Port 3	'	-	1	1	P3 0	0	. P1	P ₀	E0-EF 73	1	1	
P54	P(5)←A P(4)←(HL)	Output Byte to	0	0	1	1	1	1	· 1	1 0	3F 3C	2	2	
)PL	P(L)←A	Ports 5 and 4 Output to port	0	1	1	1	0	0	1	0	72	1	1	
ORP data	P(P3-0)←(P3-0) OR D3-0	specified by L OR output port			_0	0			0	1	4D	2	2	
		latch with immediate data	D3	D ₂	D ₁	Do	P3	P2	P1	Po	00-FF			
- - 	pizioazio e al/O Espandar Port (in più soli (in po) = 0	Reset Port Bit specified by L			0.		1		0	0	5C	ب اسبوب	and a	
11 1999 15 25 25 25 25 25 25 25 25 25 25 25 25 25	(La.2) bit (La.0)←t	Set Port Bit specified by L	0	1	0		vocal man	1	0		50	1		
				PU C	ontrol				-1100000	no COMPANIE COMP				
fALT		Enter HALT Mode	0	0	1	_1	1 0	1	1	1 0	3F 36	2	2	
IOP		No operation	0,	. 0	0	0	0	0	0	0	00	1	1	
ВТОР		Enter STOP Mode	0	0	1	1	1 0	1	1	1	3F 37	2	2	

Instruction Set "B"

For the µPD7500, µPD7501, and µPD7506 devices only

Mnemonic	Function	Description				Ins	tructio	on Co	10			Bytes	Cycles	Skip Condition
	ranetion		D7	D ₆	Dg	D4	Dз	D ₂	D1	Do	HEX			
LADR addr	A+-(D ₆₋₀)	Load Accumulator from directly addressed RAM	0	0 D6	1 D5	1 D4	1 D3	0 D2	0 D1	0 D0	38 00-5F	2	2	
LAI data	A←D ₃₋₀	Load Accumulator with immediate data	0	0	0	1	D3	D ₂	D1	D ₀	10-1F	1	1	String
LAM rp	A←(rp) rp = HL -, HL +, HL if rp = HL -, skip if borrow if rp = HL +, skip if overflow	Load Accumulator from Memory, possible skip	0	1	0	1	0	0	D ₁	Do	50-52	1	1+8	See explanation of "rp" in symbol definitions
LAMT	ROM addr = PC10-6, 0, C, A ₃₋₀ A[ROM addr]7-4 (HL)[ROM addr]3-0	Load Accumulator and Memory from Table	.0	1.	0	1	1	1	. 1	0	5E .	, 1	2	
A CARLO SERVICE AND A SERVICE	And the state of the state of the state of	क्षा वेत र ह ्यसम्प्रतास्त्र (ठा व केवर १८६४ (१८१४ के १८४४ के					- 0	or a second	7		3		2	
	The second secon	- 11 pH (COM)								ration ratio				
LHI data	H3+0 H3+0	Load H register with immediate data	0	0	1	0	1	D ₂	D ₁	D ₀	28-2F	1	1	
LHLI data	H ₂₋₀ ←D ₂₋₀ H ₃₋₁ ←0 H ₀ ←D ₄ L←D ₃₋₀	Load HL register pair with immedi- ate data	1	1	0	D4	D3	D ₂	D1	D ₀	C0-DF	1	1	String
				Sto	•									
STII data	(HL)←A (HL)←D3.0 L←L + 1	Store A to Memory Store immediate data and	0	1	0	0	0 D3	1 D2	1 D1	D ₀	57 40-4F	1	. 1	
		Increment L		Excha	nge									
XADR addr	A++(D ₆₋₀)	Exchange A with directly addressed RAM	0	0 D6	1 D5	1 D4	1 D3	0 D2	0 D1	1 D0	39 00-5F	2	2	
XAH	А••Н	Exchange A with H	0	1	1	1	1	0	1	0	7A	1	1	
XAL XAM rp	A+L A+(rp) rp = HL-, HL+, HL if rp = HL-, skip if borrow if rp = HL+, skip if overflow	Exchange A with L Exchange A with Memory, Possible Skip	0	1	0	1	0	1	1 D1	1 D ₀	7B 54-56	1	1+8	See explanation or ''rp'' in symbol definitions
XHDR addr	H↔(D ₆₋₀)	Exchange H with directly addressed RAM	0	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	0 D0	3A 00-5F	2	2	
XLDR addr	Ŀ++(D6-0)	Exchange L with directly addressed RAM	0	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	1 D ₀	3B 00-5F	2	2	
				Arithm										
ACSC	A, C←A±(HL)+C skip if carry	Add with carry; skip if carry	0	1	1	1	1	1	0	0	7C	1	1+5	Carry = 1
AISC data	A←A + D3-0 skip if overflow	Add immediate; skip if overflow	0	0	0	0	D ₃	D ₂	D ₁	D ₀	00-0F 7C	1	1+8	Overflow
ASC	A←A + (HL) skip if overflow	Add memory; skip if overflow		1		1	1	· '		1		1	1 + S	Carry = 1
ANL	A←A AND (HL)	AND Accumulator	0	Logic	1	1		1	1	1	3F	2	2	
EXL	A~A·XOR (HL)	and Memory Exclusive-Or Accumulator and	0	1	1	1	<u>0</u> 1	1	1	0	82 7E	1	1	
ORL	A-A OR (HL)	Memory OR Accumulator and Memory	0	0	1 1	1 1	1 0	. 1	1	1 0	3F B6	2	2	
CMA	A←NOT A	Complement	0	ecumu 1	lator 1	1	1	1	1	1	7F	1	1	
		Accumulator		and the same	a aposa									
	J. White the Dr. in considerable to the subset	er di dimbanda a	W.				0.7				67			
		er entre								0W (A) ST 4W	allendagen Militaria			
RAR	C←A0 A0←A1 A1←A2 A2←A3	Rotate Accumulator right through Carry	0 1	0 0	1	1	1 0	1 0	1	1	3F B3	2	2	
	A3←C (old)		Progr	am Sta	tus W	ord				***********************************	1,			
RC	C+0	Reset Carry	0	1	1	1	1	0	0	0	78	1	1	
sc	C←1	Set Carry	0	1	1	_1	1	0	0	1	79	1	1	

Instruction Set "B" (Cont.)

For the µPD7500, µPD7501, and µPD7506 devices only

Mnemonic	Function	Description					tructio	Bytes	Cycles	Skip Condition				
		1	D7	De	D5	D4	Dз	D ₂	D ₁	D ₀	HEX			
DDRS addr	(D ₆₋₀)←(D ₆₋₀) – 1 skip if (D ₆₋₀) = FH	Decrement directly addressed RAM; skip if borrow	0 0	ont and O D6	1 D ₅	1 D4	1 D3	1 D2	0 D1	0 D0	3C 00-5F	2	2+8	(D ₆₋₀) = FH
DLS	L←L – 1 skip if L = FH	Decrement L; skip	0	1	. 0	1	1	0	0	0	58	1	1+8	L = FH
DRS addr	$(D_{6-0}) \leftarrow (D_{6-0}) + 1$ skip if $(D_{6-0}) = 0H$	Increment directly addressed; skip if	.0	0 D6	1 D5	1 D4	1 D3	1 D2	0 D1	1 D ₀	3D 00-5F	2	2+8	$(D_{6-0}) = 0H$
LS	L+L + 1 skip if L = 0H	overflow Increment L; skip if overflow	0	1	0	1	1	0	0	1	59	1	1+8	L = OH
				Mani										
RMB bit	(HL)bit = 0 bit = B ₁₋₀ (0-3)	Reset Memory bit	0	1	1	0 .	1 -	0	B1	В0	68-6B	1	1	
SMB bit	(HL) _{bit} ←1 bit = B ₁₋₀ (0-3)	Set Memory bit	0	. 1	. 1	0	1	, 1	B ₁	B ₀	6C-6F	1	1	
ALL addr	(SP - 1)←PC7-4 (SP - 2)←PC3-0	Call subroutine	0 D7	Brai 0 D6	nch 1 D5	1 D4	0 D3	D ₁₀	Dg D1	D8 D0	30-37 00-FF	2	2	
	(SP - 3)←PSW (SP - 4)←PC ₁₀₋₈ SP←SP - 4 BANK←0	6 2												
AL addr	PC ₁₀₋₀ ←D ₁₀₋₀ (SP - 1)←PC ₇₋₄ (SP - 2)←PC ₃₋₀	Call short to	1	1	1	D4	D ₃	D ₂	D ₁	D ₀	E0-FF	1	2	
	(SP - 3)←PSW (SP - 4)←PC ₁₀₋₈ BANK←0	subrountine												**
	PC ₁₀₋₀ ← 001D ₄ D ₃ 000D ₂ D ₁ D ₀			_			.,							
AM data	PC10-8+-D2-0 PC7-4+-A PC3-0+-(HL)	Vectored Jump on Accumulator and Memory	0	0	1	1	1 0	1 D2	1 D1	1 D0	3F 10-17	2	2	
CP addr	PC5-0←D5-0	Jump within current page	- 1	0	D ₅	D4	D3	D ₂	Dı	D ₀	80-BF	1	1	
MP addr	PC10-0←D10-0	Jump to specified address	0 D7	0 D6	1 D5	0 D4	0 D3	D ₁₀	D ₉	D8 D0	20-27 00-FF	2	2	
	ea. ducorrado de la composição de la com	apabilied scidress	Q.	o	1					1	3F	3	_3	
	1.115.71441482188888888	specified address			012		Dil.	D10	Do	Da Do	00-0F			
IT .	PC10.8←(SP) BANK←(SP+1) PC3.0←(SP+2) PC7.4←(SP+3) SP+SP+4	Return from Subroutine	0	1	0	1	0	0	1	1	53	1	1	
TS	PC10-8*(SP) BANK*-(SP+1) PC3-0*-(SP+2) PC7-4*-(SP+3) SP*-SP+4 Skip unconditionally	Return from Subroutine; then skip next instruction	0	1	0	1	. 1	. 0	1	1	5B	1	1+8	Unconditional
				Sta	ck									
AMSP	SP7-4←A SP3-1←(HL)3-1 SP0←0	Transfer Accumu- lator and Memory to Stack Pointer	0	0	1	1	1 0	1 0	1 0	1	3F 31	2	2	
(P.V.) (E.S.)	A-9F-a GB(RD3-1+9P3-1	Transfer Stack Pointer to	0	0 0		+	- 0	-	1	\pm	3F 35	2		
	(G15)(G40	Assumulator and						****						
KABT bit	Skip if Abit = 1	Skip if Accumulator	Co 0	nditio 1	nal Sk	ip 1	0	1	B1	B ₀	74-77	1	1+8	Abit = 1
KAEI data	bit = B ₁₋₀ (0-3) Skip if A = D ₃₋₀	Skip if Accumulator equals immediate	0	0	1 1	1 0	1 D3	1 D2	1. D1	1 D0	3F 60-6F	2	2+8	A = D3-0
KAEM	Skip if A = (HL)	data Skip if Accumulator	•	- <u>-</u>	.0	1	1	1	1	1	5F	. 1	1+8	A = (HL)
KC	Skip if C = 1	equals Memory Skip if Carry	0	1	0		1	0	1	0	5A	1	1+5	C = 1
KLEI data	Skip if L = D3-0	Skip if L equals immediate data	0	0	1 0	1	1	1	1	0	3E 50-5F	2	2+6	L = D3-0
KMBF bit	Skip if (HL)bit = 0 bit = B1-0(0-3)	Skip if Memory bit false	0	1	1	0	D3 0	D ₂	D ₁	D ₀	60-63	1	1+8	(HL)bit = 0
KMST bit	Skip if (HL)bit = 1	Skip if Memory	0	- 1	1	0	0	. 1 .	B ₁	Во	64-67	1	1+8	(HL)bit = 1
	bit = B ₁₋₀ (0-3)	bit true Skip if Memory a quell simmediate												

Instruction Set "B" (Cont.)

For the µPD7500, µPD7501, and µPD7506 devices only

						ins	ructio							
Mnemonic	Function	Description	D7	D ₆	D ₅	D4	D3	D ₂	D ₁	D ₀	HEX	Bytes	Cycles	Skip Conditio
					ıt Cou	nter								
TAMMOD	TMR7-4←A TMR3-0←(HL)	Transfer Accumulator and Memory to Timer Modulo Register	0	0	1	1	1	1	1	1	3F 3F	2	2	
TCNTAM (except µPD7506)	A←TCR7-4 (HL)←TCR3-0	Transfer Timer Count Register to Accumulator and Memory	0	0	1	1	1	1 0	1	1	3F 3B	2	. 2	
TIMER	TCR ₇₋₀ ←0 IRF _T ←0	Clear Timer Counter Register	0	0	1	1	1	1	1	1	3F 32	2	2	
	200			Inter	up:s									
SKI data	Skip if IRF _n AND D ₃₋₀ $<$ > 0 IRF _n +IRF _n AND NOT D ₃₋₀	Skip if interrupt Request Flag is true	0	0	1	1 0	1 0.	1 D ₂	1 D1	1 D ₀	3F 40-47	2	2+5	IRFn = 1
			Se	rial in	teriac	•			and a second					
SIO (except µPD7506)	SIOCR←0 IRF0/S←0	Start Serial I/O Operation	0	0	1	1	1 0	1 0	1	1	3F 33	2 .	2	
TAMSIO (except µPD7506)	SIO7-4←A SIO3-0←(HL)	Transfer Accumu- lator and Memory to SIO Shift Register	0	0	1	1	1	1	1	0	3F 3E	2	2	
TSIOAM (except µPD7506)	A←SIO7-4 HL←SIO3-0	Transfer SIO Shift Register to Accumulator and Memory	0	0	i	1	1	1	1	0	3F 3A	. 2	2	
				Parall	el I/O									
IP port	AP(P3-0)	Input from port, immediate address	0 1	0 1	1	1 0	1 P3	1 P2	1 P1	1 P0	3F C0-CF	2	2	
IP1	A←(1)	Input from Port 1	0	1	1	1	0	0	0	1	71	1	1	
IP54	A←P(5) (HL)←P(4)	Input Byte from Ports 5 and 4	0	0	1	1	1	1 0	1 0	1 0	3F 38	2	2	
IPL	A←P(L)	Input from Port specified by L	0	1	1	1	0	0	0	0	70	1	. 1	
OP port	P(P ₃₋₀)←A	Output to port, immediate address	0 1	0 1	1	1 0	1 P3	1 P2	1 P1	1 P0	3F E0-EF	2	2	
OP3 (except µPD7506)	P(3)-A	Output to Port 3	0	1	1	1	0	0	1	1	73	1	1	
OP54	P(5)←A P(4)←(HL)	Output Byte to Ports 5 and 4	0	0	1	1	1	1	1 0	1 0	3F 3C	2	2	
OPL	P(L)-A	Output to port specified by L	0	1	1	1	0	0	1	0	72	1	1	
APBL .	µPD82C43 I/O Expander Port (L3-2) bit (L1-0) • 0	Reset Port Bit Specified by L	0	****	5			1	0	0	5C	1	1	
SPBL	μPD82C43 I/O Expander Port (L3-2) bit (L1-0) ←1	Set Port Bit Specified by L	0					1 mg (6)	0	1	5D	r	1	
					ontrol									
HALT		Enter HALT Mode	0	0	1	1	1 0	1	1	1 0	3F 36	2	2	
NOP		No operation	0	0	0	0	0	0	0	0	00	. 1	1	
STOP		Enter STOP Mode	0	0	1	1	1 0	1	1	1	3F 37	2	2	

Development Tools

For software development, editing, debugging, and assembly into object code, the NDS Development System, designed and manufactured by NEC Electronics U.S.A., Inc., is available. Additionally, for systems supporting either the ISIS-II (** Intel Corp.), CP/M (**) Digital Research Corp.) or FDOS-II (**) Motorola, Inc.,) operating systems, or Fortran IV ANSI 1966 V3.9, the ASM75 Cross-Assembler is available.

Once software development is complete, the code can be completely evaluated and debugged with hardware by the Evakit-7500 Evaluation Board. Available options include the Evakit-7500-LCD LCD driver board (for the $\mu\text{PD7501},~\mu\text{PD7502},~\text{and}~\mu\text{PD7503}),~\text{Evakit-7500-VFD}$ Vacuum Fluorescent Display driver board (for the $\mu\text{PD7508A}$ and $\mu\text{PD7519}),~\text{and}~\text{the}~\text{Evakit-7500-RTT}$ Real Time Tracer. The SE-7502 System Emulation Board will emulate complete functionality of the

 μ PD7501, μ PD7502, or μ PD7503 for demonstrating your final system design. The SE-7508 System Emulation Board will emulate complete functionality of the μ PD7506, μ PD7507, μ PD7507S, μ PD7508, or μ PD7508A for demonstrating your final system design. All of these boards take advantage of the capabilities of the μ PD7500 Rom-less evaluation chip to perform their tasks.

Complete operation details on any µPD7500 Series CMOS 4-Bit Microcomputer can be found in the µPD7500 Series CMOS 4-Bit Microcomputer Technical Manual.