

# NEC

**NEC Electronics U.S.A. Inc.**  
Microcomputer Division

**1982 CATALOG**




**Western Microtechnology**

10040 Bubb Road

Cupertino, CA 95014

Phone (408) 725-1660

TWX 910-338-0013



## Description

The μPD7500 Series CMOS 4-Bit Single Chip Microcomputer Family is a broad product line of 10 individual devices designed to fulfill a wide variety of applications. The advanced 4th generation architecture includes all of the functional blocks necessary for a single chip controller, including an ALU, Accumulator, Program Memory (ROM), Data Memory (RAM), four General Purpose Registers, Stack Pointer, Program Status Word (PSW), 8-Bit Timer/Event Counter, Interrupt Controller, Display Controller/Driver, and 8-Bit Serial Interface. The instruction set maximizes the efficient utilization of fixed Program Memory space, and includes a variety of addressing, Table-Look-up, Logical, Single Bit Manipulation, vectored jump, and Condition Skip Instructions.

The μPD7500 Series includes three different devices, the μPD7501, μPD7502, and μPD7503, capable of directly driving Liquid Crystal Displays with up to 12 7-segment digits. The μPD7508A can directly drive up to 35V Vacuum Fluorescent Displays with up to 8 7-segment digits, and the μPD7519 can directly drive up to 35V Vacuum Fluorescent Displays with up to 16 7-segment digits.

All 10 devices are manufactured with a Silicon gate CMOS process, consuming only 900μA max at 5V, and only 400μA max at 3V. The HALT and STOP power-down instructions can significantly reduce power consumption even further.

The flexibility and the wide variety of μPD7500 Series devices available make the μPD7500 series ideally suited for a wide range of battery-powered, solar-powered, and portable products, such as telecommunication devices, hand-held instruments and meters, automotive products, industrial controls, energy management systems, medical instruments, portable terminals, portable measuring devices, appliances, and consumer products.

## Features

- ☐ Advanced 4th Generation Architecture
- ☐ Choice of 8-Bit Program Memory (ROM) size:
  - 1K, 2K, 4K internal, or 8K external bytes
- ☐ Choice of 4-Bit Data Memory (RAM) size:
  - 64, 96, 128, 208, 224, or 256 internal nibbles
- ☐ RAM Stack
- ☐ Four General Purpose Registers: D, E, H, and L
  - Can address Data Memory and I/O ports
  - Can be stored to or retrieved from Stack

- ☐ Powerful Instruction Set
  - From 58 to 110 instructions, including:
    - Direct/Indirect addressing
    - Table Look-up
    - RAM Stack Push/Pop
    - Single byte subroutine calls
    - RAM and I/O port single bit manipulation
    - Accumulator and I/O port Logical operations
    - 10 μs Instruction Cycle Time, typically
- ☐ Extensive General Purpose I/O Capability
  - One 4-Bit Input Port
  - Two 4-Bit latched tri-state Output Ports
  - Five 4-Bit input/latched tri-state Output Ports
  - Easily expandable with μPD82C43 CMOS I/O Expander
  - 8-Bit Parallel I/O capability
- ☐ Hardware Logic Blocks — Reduce Software Requirements
  - Operation completely transparent to instruction execution
  - 8-Bit Timer/Event Counter
    - Binary-up counter generates INT<sub>T</sub> at coincidence
    - Accurate Crystal Clock or External Event operation possible
  - Vectored, Prioritized Interrupt Controller
    - Three external interrupts (INT<sub>0</sub>, INT<sub>1</sub>, INT<sub>2</sub>)
    - Two internal interrupts (INT<sub>T</sub>, INT<sub>S</sub>)
  - Display Controller/Driver
    - Complete Direct Drive and Control of Multiplexed LCD or Vacuum Fluorescent Display
    - Display Data automatically multiplexed from RAM to dedicated segment/backplane/digit driver lines
  - 8-Bit Serial Interface
    - 3-line I/O configuration generates INT<sub>S</sub> upon transmission of eighth bit
    - Ideal for distributed intelligence systems or communication with peripheral devices
  - Complete operation possible in HALT and STOP power-down modes
- ☐ Built-in System Clock Generator
- ☐ Built-in Schmidt-Trigger RESET Circuitry
- ☐ Single Power Supply, Variable from 2.7V to 5.5V
- ☐ Low Power Consumption Silicon Gate CMOS Technology
  - 900 μA max at 5V, 400 μA max at 3V
  - HALT, STOP Power-down instructions reduce power consumption to 20 μA max at 5V, 10μA at 3V (Stop mode)
- ☐ Extended - 40°C to +85°C Temperature Range Available
- ☐ Choice of 28-pin or 40-pin dual-in-line packages, or 52-pin or 64-pin flat plastic packages

# **μPD7500 SERIES**

Features	7500	7501	7502	7503	7506	7507	7507S	7508	7508A	7519
<b>Internal ROM (8-bit words)</b>		1K	2K	4K	1K	2K	2K	4K	4K	4K
<b>Expandable to</b>	8K									
<b>RAM</b>	256 × 4	96 × 4	128 × 4	224 × 4	64 × 4	128 × 4	128 × 4	224 × 4	208 × 4	256 × 4
<b>I/O Lines</b>	32	24	23	23	22	32	20	32	32	28
<b>8-Bit Timer/Event Counter</b>	•	•	•	•	•	•	•	•	•	•
<b>8-Bit Serial Interface</b>	•	•	•	•		•	•	•	•	•
<b>Registers Outside RAM</b>	4 × 4	2 × 4	4 × 4	4 × 4	2 × 4	4 × 4	4 × 4	4 × 4	4 × 4	4 × 4
<b>Instructions</b>	110	63	92	92	58	92	91	92	92	92
<b>Min Cycle Time (μs)</b>	6.67	6.67	6.67	6.67	6.67	6.67	6.67	6.67	6.67	6.67
<b>Interrupts</b>	5	4	4	4	2	4	4	4	4	4
<b>Stack Levels</b>	RAM	RAM	RAM	RAM	RAM	RAM	RAM	RAM	RAM	RAM
<b>Display Controller/Driver</b>		LCD	LCD	LCD					VFD drive only	VFD
<b>Analog I/O</b>										14-bit D/A
<b>Current Consumption (max)</b>										
<b>Normal Operation</b>	← 900 μA at 5V ± 10%; 400 μA at 3V ± 10% →									
<b>Stop Mode</b>	← 20 μA at 5V ± 10%; 10 μA at 3V ± 10% →									
<b>Operating Temperature Range</b>	-10°C to +70°C					-40°C to +85°C				
<b>Packages</b>										
<b>28-pin DIP</b>					•			•		
<b>40-pin DIP</b>						•		•	•	
<b>52-pin Flat</b>					•	•		•		
<b>64-pin Flat</b>		•	•	•						
<b>64-pin QUIL</b>	•									•

## Instruction Set

The μPD7500 Series Instruction Set consists of 110 powerful instructions designed to take full advantage of the advanced μPD7500 architecture in your application. It is divided into two subsets, according to the complexity of the device.

Instruction Set "A" is available for the higher-performance μPD7500 Series devices having either a 2K × 8-bit or a 4K × 8-bit Program Memory. It can be used with the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508, μPD7508A, and μPD7519 products.

Instruction Set "B" is available for the lower-cost μPD7500 Series devices having a 1K × 8-bit Program Memory. Its instructions are a compatible subset of Instruction Set "A," and can be used with the μPD7500, μPD7501, and μPD7506 products.

## Instruction Set Symbol Definitions

The following abbreviations are used in the description of the μPD7500 Series Instruction sets:

Symbol	Explanation and Use
A	Accumulator
A <sub>n</sub>	Bit "n" of Accumulator
addr	Address
bit	Operand specifying one bit of a nibble
B <sub>n</sub>	Bit "n" of two-bit operand
B <sub>1</sub> B <sub>0</sub>	Bit Specified
0 0	Bit 0 (LSB)
0 1	Bit 1
1 0	Bit 2
1 1	Bit 3 (MSB)
Bank	Bank Flag of PSW (μPD7500 only)
borrow	Resulting value is less than OH
C	Carry Flag
data	Immediate data operand
D	D Register
D <sub>n</sub>	Bit "n" of Immediate data operand
DE	DE Register Pair
DL	DL Register Pair
E	E Register
H	H Register
HL	HL Register Pair
IER	Interrupt Enable Register
IER bit:	0 1 2 3
Interrupt:	INT <sub>T</sub> INT <sub>0</sub> /S INT <sub>1</sub> INT <sub>2</sub>
IME	Interrupt Master Enable F/F
INT <sub>n</sub>	Interrupt "n"
IRF <sub>n</sub>	Interrupt Request Flag "n"
L	L Register
overflow	Resulting value is greater than FH
P( )	Parallel Input/Output Port addressed by the value within the parentheses
PC	Program Counter
PC <sub>n</sub>	Bit "n" of Program Counter
PSW	Program Status Word
PSW bit:	0 1 2 3
Flag:	Carry Bank SK <sub>0</sub> SK <sub>1</sub>
rp	Register Pair, specified by the 3-bit immediate data operand D <sub>2</sub> -0, as follows:
D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	rp Additional Action
0 0 0	DL none (instruction set "A" only)
0 0 1	DE none (instruction set "A" only)
1 0 0	HL - decrement L; skip if L = FH
1 0 1	HL + increment L; skip if L = OH
1 1 0	HL none
1 1 1	HL none
S	Skip Cycles: 0 when skip condition does not occur 1 when skip condition does occur
SIO	Serial I/O Shift Register
SIOCR	Serial I/O Count Register
SP	Stack Pointer
String	String Effect: In a string of similar instructions, only the first encountered is executed; the remainder of the instructions in the string are executed as NOP instructions
taddr	Operand specifying ROM Table Data
T <sub>n</sub>	Bit "n" of ROM Table Data
TCR	Timer Counter Register
TMR	Timer Modulo Register
( )	The contents of the RAM location addressed by the value within the parentheses
[ ]	The contents of the ROM location addressed by the value within the brackets
←	Load, Store, or Transfer right operand into left operand
↔	Exchange the left and right operands
NOT	Logical NOT (One's complement)
AND	LOGICAL AND
OR	LOGICAL OR
XOR	LOGICAL Exclusive OR
	Instruction pertains to μPD7500 only

# μPD7500 SERIES

## Instruction Set "A"

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description	Instruction Code								Bytes	Cycles	Skip Condition	
			D7	D6	D5	D4	D3	D2	D1	D0				HEX
Load														
LADR addr	A←(D7-0)	Load Accumulator from directly addressed RAM	0 D7	0 D6	1 D5	1 D4	1 D3	0 D2	0 D1	0 D0	38 00-FF	2	2	
LAI data	A←D3-0	Load Accumulator with immediate data	0	0	0	1	D3	D2	D1	D0	10-1F	1	1	String
LAM rp	A←(rp) rp = DL, DE, HL -, HL +, HL If rp = HL -, skip if borrow If rp = HL +, skip if overflow	Load Accumulator from Memory, possible skip	0	1	0	D2	0	0	D1	D0	40, 41 50-52	1	1+S	See explanation of "rp" in symbol definitions
LAMT (μPD7500, μPD7502 only)	ROM addr = PC10-6, 0, C, A3-0 A←[ROM addr]7-4 (HL)←[ROM addr]3-0	Load Accumulator and Memory from Table	0	1	0	1	1	1	1	0	5E	1	2	
LAMTL (μPD7500, μPD7503, μPD7507, μPD7507S, μPD7508, μPD7508A, μPD7519, only)	ROM addr = PC11-8, A3-0, (HL)3-0 A←[ROM addr]7-4 (HL)←[ROM addr]3-0	Load Accumulator and Memory from Table Long	0 0	0 0	1 1	1 1	1 0	1 1	1 0	1 0	3F 34	2	2	
LDEI data	D←D7-4 E←D3-0	Load DE register pair with immediate data	0 D7	1 D6	0 D5	0 D4	1 D3	1 D2	1 D1	1 D0	4F 00-FF	2	2	
LDI data	D←D3-0	Load D register with immediate data	0 0	0 0	1 1	1 1	1 0	D3	D2	D1	0 20-2F	2	2	
LEI data	E←D3-0	Load E register with immediate data	0 0	0 0	1 0	1 0	1 D3	D2	D1	0 D0	3E 00-0F	2	2	
LHI data	H←D3-0	Load H register with immediate data	0 0	0 0	1 1	1 1	1 D3	D2	D1	0 D0	3E 30-3F	2	2	
LHLI data	H←D7-4 L←D3-0	Load HL register pair with immediate data	0 D7	1 D6	0 D5	0 D4	D3	D2	D1	0 D0	4E 00-FF	2	2	String
LHLT taddr	ROM addr = 0C0H + D3-0 H←[ROM addr]7-4 L←[ROM addr]3-0	Load HL register pair from ROM Table	1	1	0	0	D3	D2	D1	D0	C0-CF	1	2	String
LLI data	L←D3-0	Load L register with immediate data	0 0	0 0	1 0	1 1	1 D3	D2	D1	0 D0	3E 10-1F	2	2	
Store														
ST	(HL)←A	Store A to Memory	0	1	0	1	0	1	1	1	57	1	1	
Transfer														
TAD	D←A	Transfer A to D	0 1	0 0	1 1	1 0	1 1	1 0	1 1	0 0	3E AA	2	2	
TAE	E←A	Transfer A to E	0 1	0 0	1 0	1 0	1 1	1 0	1 1	0 0	3E 8A	2	2	
TAH	H←A	Transfer A to H	0 1	0 0	1 1	1 1	1 1	1 0	1 1	0 0	3E BA	2	2	
TAL	L←A	Transfer A to L	0 1	0 0	1 0	1 1	1 1	1 0	1 1	0 0	3E 9A	2	2	
TDA	A←D	Transfer D to A	0 1	0 0	1 1	1 0	1 1	1 0	1 1	0 1	3E AB	2	2	
TEA	A←E	Transfer E to A	0 1	0 0	1 0	1 0	1 1	1 0	1 1	0 1	3E 8B	2	2	
THA	A←H	Transfer H to A	0 1	0 0	1 1	1 1	1 1	1 0	1 1	0 1	3E BB	2	2	
TLA	A←L	Transfer L to A	0 1	0 0	1 0	1 1	1 1	1 0	1 1	0 1	3E 9B	2	2	
Exchange														
XAD	A↔D	Exchange A with D	0	1	0	0	1	0	1	0	4A	1	1	
XADR addr	A↔(D7-0)	Exchange A with directly addressed RAM	0 D7	0 D6	1 D5	1 D4	1 D3	0 D2	0 D1	0 D0	39 00-FF	2	2	
XAE	A↔E	Exchange A with E	0	1	0	0	1	0	1	1	4B	1	1	
XAH	A↔H	Exchange A with H	0	1	1	1	1	0	1	0	7A	1	1	
XAL	A↔L	Exchange A with L	0	1	1	1	1	0	1	1	7B	1	1	
XAM rp	A↔(rp) rp = DL, DE, HL -, HL +, HL If rp = HL -, skip if borrow If rp = HL +, skip if overflow	Exchange A with Memory, Possible Skip	0	1	0	D2	0	1	D1	D0	44, 45 54-56	1	1+S	See explanation of "rp" in symbol definitions
XHDR addr	H↔(D7-0)	Exchange H with directly addressed RAM	0 D7	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	0 D0	3A 00-FF	2	2	
XLDR addr	L↔(D7-0)	Exchange L with directly addressed RAM	0 D7	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	1 D0	3B 00-FF	2	2	

# Instruction Set "A" (Cont.)

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description	Instruction Code								Bytes	Cycles	Skip Condition	
			D7	D6	D5	D4	D3	D2	D1	D0				HEX
Arithmetic														
ACSC	A ← A + (HL) + C skip if carry	Add with carry; skip if carry	0	1	1	1	1	1	0	0	7C	1	1+S	Carry = 1
ADSC	A ← A + D	Add D to A; skip if overflow	0	0	1	1	1	1	1	0	3E	2	2+S	Overflow
AESC	A ← A + E	Add E to A; skip if overflow	0	0	1	1	1	1	1	0	3E	2	2+S	Overflow
AHSC	A ← A + H	Add H to A; skip if overflow	0	0	1	1	1	1	1	0	8E	2	2+S	Overflow
AISC data														
	A ← A + D3-0 skip if overflow	Add Immediate skip if overflow	0	0	0	0	D3	D2	D1	D0	00-0F	1	1+S	Overflow
ALSC	A ← A + L	Add L to A; skip if overflow	0	0	1	1	1	1	1	0	3E	2	2+S	Overflow
ASC	A ← A + (HL) skip if overflow	Add memory; skip if overflow	0	1	1	1	1	1	0	1	7C	1	1+S	Carry = 1
SDBB	A ← A - D skip if borrow	Subtract D from A; skip if borrow	0	0	1	1	1	1	1	0	3E	2	2+S	Borrow
SESB	A ← A - E skip if borrow	Subtract E from A; skip if borrow	0	0	1	1	1	1	1	0	3E	2	2+S	Borrow
SHSB	A ← A - H skip if borrow	Subtract H from A; skip if borrow	0	0	1	1	1	1	1	0	8E	2	2+S	Borrow
SLSB	A ← A - L skip if borrow	Subtract L from A; skip if borrow	0	0	1	1	1	1	1	0	3E	2	2+S	Borrow
Logical														
ANL	A ← A AND (HL)	AND Accumulator and Memory	0	0	1	1	1	1	1	1	3F B2	2	2	
EXL	A ← A XOR (HL)	Exclusive-Or Accumulator and Memory	0	1	1	1	1	1	1	0	7E	1	1	
ORL	A ← A OR (HL)	OR Accumulator and Memory	0	0	1	1	1	1	1	1	3F B6	2	2	
Accumulator														
CMA	A ← NOT A	Complement Accumulator	0	1	1	1	1	1	1	1	7F	1	1	
RAL														
	C ← A3 A3 ← A2 A2 ← A1 A1 ← A0 A0 ← C (old)	Rotate Accumulator left through Carry	0	0	1	1	1	1	1	1	3F B7	2	2	
RAR														
	C ← A0 A0 ← A1 A1 ← A2 A2 ← A3 A3 ← C (old)	Rotate Accumulator right through Carry	0	0	1	1	1	1	1	1	3F B3	2	2	
Program Status Word														
RC	C ← 0	Reset Carry	0	1	1	1	1	0	0	0	78	1	1	
SC	C ← 1	Set Carry	0	1	1	1	1	0	0	1	79	1	1	
Increment and Decrement														
DDE	DE ← DE - 1	Decrement DE	0	0	1	1	1	1	1	0	3E	2	2	
DDRS addr	(D7-0) ← (D7-0) - 1 skip if (D7-0) = FH	Decrement directly addressed RAM; skip if borrow	0	0	1	1	1	1	0	0	3C	2	2+S	(D7-0) = FH
DES	E ← E - 1 skip if E = FH	Decrement E; skip if borrow	0	1	0	0	1	0	0	0	48	1	1+S	E = FH
DHL	HL ← HL - 1	Decrement HL	0	0	1	1	1	1	1	0	3E 9C	2	2	
DLS	L ← L - 1 skip if L = FH	Decrement L; skip if borrow	0	1	0	1	1	0	0	0	58	1	1+S	L = FH
DIE	DE ← DE + 1	Increment DE	0	0	1	1	1	1	1	0	3E 8D	2	2	
IDRS addr	(D7-0) ← (D7-0) + 1 skip if (D7-0) = 0H	Increment directly addressed; skip if overflow	0	0	1	1	1	1	0	1	3D	2	2+S	(D7-0) = 0H
IES	E ← E + 1 skip if E = 0H	Increment E; skip if overflow	0	1	0	0	1	0	0	1	49	1	1+S	E = 0H
IHL	HL ← HL + 1	Increment HL	0	0	1	1	1	1	1	0	3E 8D	2	2	
ILS	L ← L + 1 skip if L = 0H	Increment L; skip if overflow	0	1	0	1	1	0	0	1	59	1	1+S	L = 0H 1
Bit Manipulation														
RMB bit	(HL)bit ← 0 bit = B1-0 (0-3)	Reset Memory bit	0	1	1	0	1	0	B1	B0	68-6B	1	1	
SMB bit	(HL)bit ← 1 bit = B1-0 (0-3)	Set Memory bit	0	1	1	0	1	1	B1	B0	6C-6F	1	1	



# μPD7500 SERIES

## Instruction Set "A" (Cont.)

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description	Instruction Code								Bytes	Cycles	Skip Condition	
			D7	D6	D5	D4	D3	D2	D1	D0				HEX
Branch														
CALL addr	(SP - 1) → PC7.4 (SP - 2) → PC3.0 (SP - 3) → PSW (SP - 4) → PC11.18 SP ← SP - 4 BANK ← 0 PC11 ← 0 PC10.0 → D10.0	Call subroutine	0 D7	0 D6	1 D5	1 D4	0 D3	D10 D2	D9 D1	D8 D0	30-37 00-FF	2	2	
CALT addr	(SP - 1) → PC7.4 (SP - 2) → PC3.0 (SP - 3) → PSW (SP - 4) → PC11.8 ROM addr = 0C0H + D5.0 BANK ← 0 PC11.10 ← 00 PC9.7 → [ROM addr]7.5 PC8.5 ← 00 PC4.0 → [ROM addr]4.0	Call subroutine through ROM Table (single byte)	1	1	D5	D4	D3	D2	D1	D0	D0-FF	1	2	
JAM data	PC11.8 → D3.0 PC7.4 ← A PC3.0 ← (HL)	Vectored Jump on Accumulator and Memory	0 D7	0 D6	1 D5	1 D4	1 D3	1 D2	1 D1	1 D0	3F 10-1F	2	2	
JCP addr	PC5.0 → D5.0	Jump within current page	1	0	D5	D4	D3	D2	D1	D0	80-BF	1	1	
JMP addr	PC11.0 → D11.0	Jump to specified address	0 D7	0 D6	1 D5	0 D4	D11 D3	D10 D2	D9 D1	D8 D0	20-2F 00-FF	2	2	
JUMPL addr	BANK ← D12 PC11.0 → D11.0	Jump Long to specified address	0 D7	0 D6	1 D5	1 D4	1 D3	1 D2	1 D1	1 D0	3F 00-FF	3	3	
RT	PC11.8 ← (SP) BANK ← (SP + 1) PC3.0 ← (SP + 2) PC7.4 ← (SP + 3) SP ← SP + 4	Return from Subroutine	0	1	0	1	0	0	1	1	53	1	1	
RTPSW	PC11.8 ← (SP) PSW ← (SP + 1) PC3.0 ← (SP + 2) PC7.4 ← (SP + 3) SP ← SP + 4	Return from Subroutine and restore PSW	0	1	0	0	0	0	1	1	43	1	2	
RTS	PC11.8 ← (SP) BANK ← (SP + 1) PC3.0 ← (SP + 2) PC7.4 ← (SP + 3) SP ← (SP + 4) Skip unconditionally	Return from Subroutine; then skip next instruction	0	1	0	1	1	0	1	1	5B	1	1 + S	Unconditional
Stack														
POPDE	E ← (SP) D ← (SP + 1) SP ← SP + 2	Pop DE register pair off Stack	0 1	0 0	1 0	1 0	1 1	1 1	1 1	0 1	3E 8F	2	2	
POPHL	L ← (SP) H ← (SP + 1) SP ← SP + 2	Pop HL register pair off Stack	0 1	0 0	1 1	1 1	1 1	1 1	1 1	0 1	3E 9F	2	2	
PSHDE	(SP - 1) → D (SP - 2) → E SP ← SP - 2	Push DE register pair on Stack	0 1	0 0	1 0	1 0	1 1	1 1	1 1	0 0	3E 8E	2	2	
PSHHL	(SP - 1) → H (SP - 2) → L SP ← SP - 2	Push HL register pair on Stack	0 1	0 0	1 1	1 1	1 1	1 1	1 1	0 0	3E 9E	2	2	
TAMSP	SP7.4 ← A SP3.1 ← (HL)3.1 SP0 ← 0	Transfer Accumulator and Memory to Stack Pointer	0 0	0 0	1 1	1 1	1 0	1 0	1 0	1 1	3F 31	2	2	
TSPAM	A ← SP7.4 (HL)3.1 ← SP3.1 (HL)0 ← 0	Transfer Stack Pointer to Accumulator and Memory	0 0	0 0	1 1	1 1	1 0	1 1	1 0	1 1	3F 35	2	2	
Conditional Skip														
SKABT bit	Skip if AbIt = 1 bit = B1.0(0-3)	Skip if Accumulator bit true	0	1	1	1	0	1	B1	B0	74-77	1	1 + S	AbIt = 1
SKAEI data	Skip if A = D3.0	Skip if Accumulator equals Immediate data	0 0	0 1	1 1	1 0	1 D3	1 D2	1 D1	1 D0	3F 60-6F	2	2 + S	A = D3.0
SKAEM	Skip if A = (HL)	Skip if Accumulator equals Memory	0	1	0	1	1	1	1	1	5F	1	1 + S	A = (HL)
SKC	Skip if C = 1	Skip if Carry	0	1	0	1	1	0	1	0	5A	1	1 + S	C = 1
SKDEI data	Skip if D = D3.0	Skip if D equals Immediate data	0 0	0 1	1 1	1 0	1 D3	1 D2	1 D1	0 D0	3E 60-6F	2	2 + S	D = D3.0
SKEEI data	Skip if E = D3.0	Skip if E equals Immediate data	0 0	1 1	1 0	1 0	1 D3	1 D2	1 D1	0 D0	3E 40-4F	2	2 + S	E = D3.0
SKHEI data	Skip if H = D3.0	Skip if H equals Immediate data	0 0	1 1	1 1	1 1	1 D3	1 D2	1 D1	0 D0	3E 70-7F	2	2 + S	H = D3.0

# Instruction Set "A" (Cont.)

For the μPD7500, μPD7502, μPD7503, μPD7507, μPD7507S, μPD7508, μPD7508A, and μPD7519 devices only

Mnemonic	Function	Description	Instruction Code								Bytes	Cycles	Skip Condition	
			D7	D6	D5	D4	D3	D2	D1	D0				HEX
Conditional Skip (Cont.)														
SKLEI data	Skip if L = D3-0	Skip if L equals immediate data	0	0	1	1	1	1	1	0	3E	2	2+S	L = D3-0
SKMBF bit	Skip if (HL)bit = 0 bit = B1-0(0-3)	Skip if Memory bit false	0	1	1	0	0	0	B1	B0	60-63	1	1+S	(HL)bit = 0
SKMBT bit	Skip if (HL)bit = 1 bit = B1-0(0-3)	Skip if Memory bit true	0	1	1	0	0	1	B1	B0	64-67	1	1+S	(HL)bit = 1
SKMEI	Skip if (HL) = D3-0	Skip if Memory equals immediate data	0	0	1	1	1	1	1	1	3F	2	2+S	(HL) = D3-0
			0	1	1	1	D3	D2	D1	D0	70-7F			
Timer/Event Counter														
TAMMOD	TMR7-4←A TMR3-0←(HL)	Transfer Accumulator and Memory to Timer Modulo Register	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	1	1	1	3F			
TCNTAM	A←TCR7-4 (HL)←TCR3-0	Transfer Timer Count Register to Accumulator and Memory	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	0	1	1	3B			
TIMER	TCR7-0←0 IRF7←0	Start Timer	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	0	0	1	0	32			
Interrupt Control														
DI data	IME F/F←0 if data = 0 IER3-0←IER3-0 AND NOT D3-0 if data <> 0	Disable Interrupt, Interrupt Master Enable F/F or specified	0	0	1	1	1	1	1	1	3F	2	2	
			1	0	0	0	D3	D2	D1	D0	80-8F			
EI data	IME F/F←1 if data = 0 IER3-0←IER3-0 OR D3-0 if data <> 0	Enable Interrupt, Interrupt Master Enable F/F or specified	0	0	1	1	1	1	1	1	3F	2	2	
			1	0	0	1	D3	D2	D1	D0	90-9F			
SKI data	Skip if IRFn AND D3-0 <> 0 IRFn←IRFn AND NOT D3-0	Skip if Interrupt Request Flag is true	0	0	1	1	1	1	1	1	3F	2	2+S	IRFn = 1
			0	1	0	0	D3	D2	D1	D0	40-4F			
Serial Interface														
SIO	SIOCR←0 IRF0/S←0	Start Serial I/O Operation	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	0	0	1	1	33			
TAMSIO	SIO7-4←A SIO3-0←(HL)	Transfer Accumulator and Memory to SI Shift Register	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	1	1	0	3E			
TSIOAM	A←SIO7-4 (HL)←SIO3-0	Transfer SI Shift Register to Accumulator and Memory	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	0	1	0	3A			
Parallel I/O														
ANP data	P(P3-0)←P(P3-0) AND D3-0	AND output port latch with immediate data	0	1	0	0	1	1	0	0	4C	2	2	
			D3	D2	D1	D0	P3	P2	P1	P0	00-FF			
IP port	A←P(P3-0)	Input from port, immediate address	0	0	1	1	1	1	1	1	3F	2	2	
			1	1	0	0	P3	P2	P1	P0	C0-CF			
IP1 (except μPD7507S)	A←P(1)	Input from Port 1	0	1	1	1	0	0	0	1	71	1	1	
IP54	A←P(5) (HL)←P(4)	Input Byte from Ports 5 and 4	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	0	0	0	38			
IPL	A←P(L)	Input from Port specified by L	0	1	1	1	0	0	0	0	70	1	1	
OP port	P(P3-0)←A	Output to port, immediate address	0	0	1	1	1	1	1	1	3F	2	2	
			1	1	1	0	P3	P2	P1	P0	E0-EF			
OP3	P(3)←A	Output to Port 3	0	1	1	1	0	0	1	1	73	1	1	
OP54	P(5)←A P(4)←(HL)	Output Byte to Ports 5 and 4	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	1	0	0	3C			
OPL	P(L)←A	Output to port specified by L	0	1	1	1	0	0	1	0	72	1	1	
ORP data	P(P3-0)←(P3-0) OR D3-0	OR output port latch with immediate data	0	1	0	0	1	1	0	1	4D	2	2	
			D3	D2	D1	D0	P3	P2	P1	P0	00-FF			
IRF1	μPD7507S I/O Expander Port (3-1) bit (L1-0)←0	Reset Port Bit specified by L	0	1	0	1	1	1	0	0	5C	1	1	
IRF1	μPD7507S I/O Expander Port (3-2) bit (L1-0)←1	Set Port Bit specified by L	0	1	0	1	1	1	0	1	5D	1	1	
CPU Control														
HALT		Enter HALT Mode	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	0	1	1	0	36			
NOP		No operation	0	0	0	0	0	0	0	0	00	1	1	
STOP		Enter STOP Mode	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	0	1	1	1	37			



# **μPD7500 SERIES**

## **Instruction Set "B"**

For the μPD7500, μPD7501, and μPD7506 devices only

Mnemonic	Function	Description	Instruction Code								Bytes	Cycles	Skip Condition	
			D7	D6	D5	D4	D3	D2	D1	D0				HEX
<b>Load</b>														
LADR addr	A←(D6-0)	Load Accumulator from directly addressed RAM	0	0	1	1	1	0	0	0	38	2	2	
			0	D6	D5	D4	D3	D2	D1	D0	00-5F			
LAI data	A←D3-0	Load Accumulator with immediate data	0	0	0	1	D3	D2	D1	D0	10-1F	1	1	String
LAM rp	A←(rp) rp = HL-, HL+, HL If rp = HL-, skip if borrow If rp = HL+, skip if overflow	Load Accumulator from Memory, possible skip	0	1	0	1	0	0	D1	D0	50-52	1	1+S	See explanation of "rp" in symbol definitions
LAMT	ROM addr = PC10-6, 0, C, A3-0 A←(ROM addr)7-4 (HL)←(ROM addr)3-0	Load Accumulator and Memory from Table	0	1	0	1	1	1	1	0	5E	1	2	
LAMT	ROM addr = PC10-6, 0, C, A3-0 A←(ROM addr)7-4 (HL)←(ROM addr)3-0	Load Accumulator and Memory from Table	0	0	1	1	1	1	1	1	3F	2	2	
LAMT	ROM addr = PC10-6, 0, C, A3-0 A←(ROM addr)7-4 (HL)←(ROM addr)3-0	Load Accumulator and Memory from Table	0	0	1	1	0	1	0	0	24			
LHI data	H3←0 H2-0←D2-0	Load H register with immediate data	0	0	1	0	1	D2	D1	D0	28-2F	1	1	
LHLI data	H3-1←0 H0←D4 L←D3-0	Load HL register pair with immediate data	1	1	0	D4	D3	D2	D1	D0	C0-DF	1	1	String
<b>Store</b>														
ST	(HL)←A	Store A to Memory	0	1	0	1	0	1	1	1	57	1	1	
STH data	(HL)←D3-0 L←L + 1	Store immediate data and increment L	0	1	0	0	D3	D2	D1	D0	40-4F	1	1	
<b>Exchange</b>														
XADR addr	A↔(D6-0)	Exchange A with directly addressed RAM	0	0	1	1	1	0	0	1	39	2	2	
			0	D6	D5	D4	D3	D2	D1	D0	00-5F			
XAH	A↔H	Exchange A with H	0	1	1	1	1	0	1	0	7A	1	1	
XAL	A↔L	Exchange A with L	0	1	1	1	1	0	1	1	7B	1	1	
XAM rp	A↔(rp) rp = HL-, HL+, HL If rp = HL-, skip if borrow If rp = HL+, skip if overflow	Exchange A with Memory, Possible Skip	0	1	0	1	0	1	D1	D0	54-56	1	1+S	See explanation of "rp" in symbol definitions
XHDR addr	H↔(D6-0)	Exchange H with directly addressed RAM	0	0	1	1	1	0	1	0	3A	2	2	
			0	D6	D5	D4	D3	D2	D1	D0	00-5F			
XLDR addr	L↔(D6-0)	Exchange L with directly addressed RAM	0	0	1	1	1	0	1	1	3B	2	2	
			0	D6	D5	D4	D3	D2	D1	D0	00-5F			
<b>Arithmetic</b>														
ACSC	A, C←A ± (HL) + C skip if carry	Add with carry; skip if carry	0	1	1	1	1	1	0	0	7C	1	1+S	Carry = 1
AISC data	A←A + D3-0 skip if overflow	Add immediate; skip if overflow	0	0	0	0	D3	D2	D1	D0	00-0F	1	1+S	Overflow
ASC	A←A + (HL) skip if overflow	Add memory; skip if overflow	0	1	1	1	1	1	0	1	7C	1	1+S	Carry = 1
<b>Logical</b>														
ANL	A←A AND (HL)	AND Accumulator and Memory	0	0	1	1	1	1	1	1	3F	2	2	
			1	0	1	1	0	0	1	0	B2			
EXL	A←A XOR (HL)	Exclusive-Or Accumulator and Memory	0	1	1	1	1	1	1	0	7E	1	1	
ORL	A←A OR (HL)	OR Accumulator and Memory	0	0	1	1	1	1	1	1	3F	2	2	
			1	0	1	1	0	1	1	0	B6			
<b>Accumulator</b>														
CMA	A←NOT A	Complement Accumulator	0	1	1	1	1	1	1	1	7F	1	1	
RAR	C←A0 A0←A1 A1←A2 A2←A3 A3←C (old)	Rotate Accumulator right through Carry	0	0	1	1	1	1	1	1	3F	2	2	
			1	0	1	1	0	0	1	1	B3			
<b>Program Status Word</b>														
RC	C←0	Reset Carry	0	1	1	1	1	0	0	0	78	1	1	
SC	C←1	Set Carry	0	1	1	1	1	0	0	1	79	1	1	

# Instruction Set "B" (Cont.)

For the μPD7500, μPD7501, and μPD7506 devices only

Mnemonic	Function	Description	Instruction Code								Bytes	Cycles	Skip Condition	
			D7	D6	D5	D4	D3	D2	D1	D0				HEX
Increment and Decrement														
DDRS addr	(D6-0)←(D6-0) - 1 skip if (D6-0) = FH	Decrement directly addressed RAM; skip if borrow	0 0	0 D6	1 D5	1 D4	1 D3	1 D2	0 D1	0 D0	3C 00-5F	2	2+S	(D6-0) = FH
DLS	L←L - 1 skip if L = FH	Decrement L; skip if borrow	0	1	0	1	1	0	0	0	58	1	1+S	L = FH
IDRS addr	(D6-0)←(D6-0) + 1 skip if (D6-0) = 0H	Increment directly addressed; skip if overflow	0 0	0 D6	1 D5	1 D4	1 D3	1 D2	0 D1	1 D0	3D 00-5F	2	2+S	(D6-0) = 0H
ILS	L←L + 1 skip if L = 0H	Increment L; skip if overflow	0	1	0	1	1	0	0	1	59	1	1+S	L = 0H
Bit Manipulation														
RMB bit	(HL)bit←0 bit = B1-0 (0-3)	Reset Memory bit	0	1	1	0	1	0	B1	B0	68-6B	1	1	
SMB bit	(HL)bit←1 bit = B1-0 (0-3)	Set Memory bit	0	1	1	0	1	1	B1	B0	6C-6F	1	1	
Branch														
CALL addr	(SP - 1)←PC7.4 (SP - 2)←PC3.0 (SP - 3)←PSW (SP - 4)←PC10-8 SP←SP - 4 BANK←0 PC10-0←D10-0	Call subroutine	0 D7	0 D6	1 D5	1 D4	0 D3	D10 D2	D9 D1	D8 D0	30-37 00-FF	2	2	
CAL addr	(SP - 1)←PC7.4 (SP - 2)←PC3.0 (SP - 3)←PSW (SP - 4)←PC10-8 BANK←0 PC10-0←001D4D3000D2D1D0	Call short to CAL address subroutine	1	1	1	D4	D3	D2	D1	D0	E0-FF	1	2	
JAM data	PC10-8←D2-0 PC7.4←A PC3-0←(HL)	Vectored Jump on Accumulator and Memory	0 0	0 0	1 0	1 0	1 0	1 D2	1 D1	1 D0	3F 10-17	2	2	
JCP addr	PC5-0←D5-0	Jump within current page	1	0	D5	D4	D3	D2	D1	D0	80-BF	1	1	
JMP addr	PC10-0←D10-0	Jump to specified address	0 D7	0 D6	1 D5	0 D4	0 D3	D10 D2	D9 D1	D8 D0	20-27 00-FF	2	2	
JMP addr	BANK←0 PC10-0←D10-0	Jump Long to specified address	0 D7	0 D6	1 D5	1 D4	1 D3	1 D2	1 D1	1 D0	3E 00-FF	3	3	
RT	PC10-8←(SP) BANK←(SP + 1) PC3-0←(SP + 2) PC7.4←(SP + 3) SP←SP + 4	Return from Subroutine	0	1	0	1	0	0	1	1	53	1	1	
RTS	PC10-8←(SP) BANK←(SP + 1) PC3-0←(SP + 2) PC7.4←(SP + 3) SP←SP + 4 Skip unconditionally	Return from Subroutine; then skip next instruction	0	1	0	1	1	0	1	1	5B	1	1+S	Unconditional
Stack														
TAMSP	SP7.4←A SP3.1←(HL)3.1 SP0←0	Transfer Accumulator and Memory to Stack Pointer	0 0	0 0	1 1	1 1	1 1	1 0	1 0	1 1	3F 31	2	2	
SPAN	A←SP7.4 (HL)3.1←SP3.1 (HL)0←0	Transfer Stack Pointer to Accumulator and Memory	0 0	0 0	1 1	1 1	1 0	1 1	1 0	1 1	3E 35	2	2	
Conditional Skip														
SKABT bit	Skip if Abit = 1 bit = B1-0(0-3)	Skip if Accumulator bit true	0	1	1	1	0	1	B1	B0	74-77	1	1+S	Abit = 1
SKAEI data	Skip if A = D3-0	Skip if Accumulator equals immediate data	0 0	0 1	1 1	1 0	1 D3	1 D2	1 D1	1 D0	3F 60-6F	2	2+S	A = D3-0
SKAEM	Skip if A = (HL)	Skip if Accumulator equals Memory	0	1	0	1	1	1	1	1	5F	1	1+S	A = (HL)
SKC	Skip if C = 1	Skip if Carry	0	1	0	1	1	0	1	0	5A	1	1+S	C = 1
SKLEI data	Skip if L = D3-0	Skip if L equals immediate data	0 0	0 1	1 0	1 1	1 D3	1 D2	1 D1	0 D0	3E 50-5F	2	2+S	L = D3-0
SKMBF bit	Skip if (HL)bit = 0 bit = B1-0(0-3)	Skip if Memory bit false	0	1	1	0	0	0	B1	B0	60-63	1	1+S	(HL)bit = 0
SKMBT bit	Skip if (HL)bit = 1 bit = B1-0(0-3)	Skip if Memory bit true	0	1	1	0	0	1	B1	B0	64-67	1	1+S	(HL)bit = 1
SKMI	Skip if (HL) = D3-0	Skip if Memory equals immediate data	0 0	0 1	1 1	1 1	1 D3	1 D2	1 D1	1 D0	3F 70-7F	2	2+S	(HL) = D3-0

# μPD7500 SERIES

## Instruction Set "B" (Cont.)

For the μPD7500, μPD7501, and μPD7506 devices only

Mnemonic	Function	Description	Instruction Code								Bytes	Cycles	Skip Condition	
			D7	D6	D5	D4	D3	D2	D1	D0				HEX
Timer/Event Counter														
TAMMOD	TMR7.4←A TMR3.0←(HL)	Transfer Accumulator and Memory to Timer Modulo Register	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	1	1	1	3F			
TCNTAM (except μPD7506)	A←TCR7.4 (HL)←TCR3.0	Transfer Timer Count Register to Accumulator and Memory	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	0	1	1	3B			
TIMER	TCR7.0←0 IRF <sub>T</sub> ←0	Clear Timer Counter Register	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	0	0	1	0	32			
Interrupts														
SKI data	Skip if IRF <sub>n</sub> AND D3.0 <> 0 IRF <sub>n</sub> ←IRF <sub>n</sub> AND NOT D3.0	Skip If Interrupt Request Flag is true	0	0	1	1	1	1	1	1	3F	2	2+S	IRF <sub>n</sub> = 1
			0	1	0	0	0	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	40-47			
Serial Interface														
SIO (except μPD7506)	SIOCR←0 IRF0/S←0	Start Serial I/O Operation	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	0	0	1	1	33			
TAMSIO (except μPD7506)	SIO7.4←A SIO3.0←(HL)	Transfer Accumulator and Memory to SIO Shift Register	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	1	1	0	3E			
TSIOAM (except μPD7506)	A←SIO7.4 HL←SIO3.0	Transfer SIO Shift Register to Accumulator and Memory	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	0	1	0	3A			
Parallel I/O														
IP port	A←P(P3.0)	Input from port, immediate address	0	0	1	1	1	1	1	1	3F	2	2	
			1	1	0	0	P <sub>3</sub>	P <sub>2</sub>	P <sub>1</sub>	P <sub>0</sub>	C0-CF			
IP1	A←(1)	Input from Port 1	0	1	1	1	0	0	0	1	71	1	1	
IP54	A←P(5) (HL)←P(4)	Input Byte from Ports 5 and 4	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	0	0	0	38			
IPL	A←P(L)	Input from Port specified by L	0	1	1	1	0	0	0	0	70	1	1	
OP port	P(P3.0)←A	Output to port, immediate address	0	0	1	1	1	1	1	1	3F	2	2	
			1	1	1	0	P <sub>3</sub>	P <sub>2</sub>	P <sub>1</sub>	P <sub>0</sub>	E0-EF			
OP3 (except μPD7506)	P(3)←A	Output to Port 3	0	1	1	1	0	0	1	1	73	1	1	
OP54	P(5)←A P(4)←(HL)	Output Byte to Ports 5 and 4	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	1	1	0	0	3C			
OPL	P(L)←A	Output to port specified by L	0	1	1	1	0	0	1	0	72	1	1	
RPBL	μPD82C43 I/O Expander Port (L3.2) bit (L1.0)←0	Reset Port Bit Specified by L	0	1	0	1	1	1	0	0	5C	1	1	
SPBL	μPD82C43 I/O Expander Port (L3.2) bit (L1.0)←1	Set Port Bit Specified by L	0	1	0	1	1	1	0	1	5D	1	1	
CPU Control														
HALT		Enter HALT Mode	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	0	1	1	0	38			
NOP		No operation	0	0	0	0	0	0	0	0	00	1	1	
STOP		Enter STOP Mode	0	0	1	1	1	1	1	1	3F	2	2	
			0	0	1	1	0	1	1	1	37			

## Development Tools

For software development, editing, debugging, and assembly into object code, the NDS Development System, designed and manufactured by NEC Electronics U.S.A., Inc., is available. Additionally, for systems supporting either the ISIS-II (® Intel Corp.), CP/M (® Digital Research Corp.) or FDOS-II (® Motorola, Inc.,) operating systems, or Fortran IV ANSI 1966 V3.9, the ASM75 Cross-Assembler is available.

Once software development is complete, the code can be completely evaluated and debugged with hardware by the Evakit-7500 Evaluation Board. Available options include the Evakit-7500-LCD LCD driver board (for the μPD7501, μPD7502, and μPD7503), Evakit-7500-VFD Vacuum Fluorescent Display driver board (for the μPD7508A and μPD7519), and the Evakit-7500-RTT Real Time Tracer. The SE-7502 System Emulation Board will emulate complete functionality of the

μPD7501, μPD7502, or μPD7503 for demonstrating your final system design. The SE-7508 System Emulation Board will emulate complete functionality of the μPD7506, μPD7507, μPD7507S, μPD7508, or μPD7508A for demonstrating your final system design. All of these boards take advantage of the capabilities of the μPD7500 Rom-less evaluation chip to perform their tasks.

Complete operation details on any μPD7500 Series CMOS 4-Bit Microcomputer can be found in the μPD7500 Series CMOS 4-Bit Microcomputer Technical Manual.