Advanced Branch Predictors for Soft Processors

Di Wu and Andreas Moshovos Electrical and Computer Engineering Department University of Toronto peterwudi.wu@utoronto.ca, moshovos@eecg.toronto.edu

Abstract—The abstract goes here.

I. INTRODUCTION

Field Programmable Gate Arrays (FPGAs) are increasingly being used in embedded and other systems. Such designs often employ one or more embedded microprocessors, and there is a trend to migrate these microprocessors to the FPGA platform primarily for reducing cost. While these soft processors cannot typically match the performance of a hard processor, soft processors are flexible allowing designers to implement the exact number of processors desired, to customize them thus efficiently fitting the application's requirements.

Current commercial soft processors such as Altera's Nios II [1] and Xilinx's Microblaze [2] are in-order pipelines with five to six pipeline stages. These processors are often used for less computation-intensive applications, for instance, system control tasks. To support more compute-intensive applications, a key technique to improve performance is branch prediction. Branch prediction has been extensively studied, mostly in the context of application specific custom logic (ASIC) implementations. However, naïvely porting ASICbased branch predictors to FPGAs results in slow and/or resource-inefficient implementations since the tradeoffs are different for reconfigurable logic. Wu et al. [3] have shown that a branch predictor design for soft processors should balance its prediction accuracy as well as its maximum operating frequency. They proposed an FPGA-friendly minimalistic branch prediction implementation gRselect for Altera's highest performing soft-processor Nios II-f.

Wu et al. limited the hardware budget of the gRselect predictor to just one M9K Block RAM [4] on Altera Stratix IV devices; Altera's NIOS II-f also uses just a single M9K block RAM. Such a small hardware budget prohibits more elaborate and potentially more accurate, state-of-the-art branch prediction schemes such as Perceptron [5] and TAGE [6]. Accordingly, this work relaxes the hardware budget constraint and investigates FPGA-friendly implementations of Perceptron and TAGE predictors. It studies their accuracy and speed as a function of hardware budget.

Specifically, this work makes the following contributions: (1) It studies the FPGA implementation of the Perceptron and TAGE predictors. It optimizes perceptron's maximum operating frequency by introducing techniques such as including a compliment weight table to simplify multiplication and Low Order Bit (LOB) Elimination for faster summation. (2) It compares the branch direction prediction accuracy of the predictors showing that compared to the previously proposed gRselect, perceptron is $\sim 1\%$ worse while TAGE is $\sim 1\%$ better, assuming these predictors can be accessed in a single cycle. (3) It finds

that TAGE is too slow for single-cycle access. Accordingly, this work proposes an overriding predictor O-TAGE-SC that uses a simple base predictor to provide a base prediction in the first cycle, which can be overridden in the second cycle should TAGE disagree with the base predictor. It shows that O-TAGE-SC achieves 5.2% better instruction throughput over gRselect.

II. BACKGROUND AND GOALS

Fig. 1 shows the organization of a typical branch predictor comprising a direction predictor and a target predictor. The predictor operates in the fetch stage where it aims to predict the program counter (PC), that is the address in memory, of the instruction to fetch in the next cycle using the current instruction's PC and other dynamically collected information. The direction predictor guesses whether the branch will be taken or not. The target predictor guesses the address for predicted as taken branches and often includes a stack predictor for predicting function returns. The multiplexer at the end selects based on the branch type and the direction prediction whether the target is the fall through address (PC+4 in Nios II) or the target predicted by the target or stack predictor. Since, at this point in time, the actual instruction is not available in a typical ASIC implementation, it is not directly possible to determine whether the instruction is a return, a branch, or some other instruction. Accordingly, a Selection Logic block uses either pre-decode information or a PC-based, dynamically populated lookup table to guess which target is best to use. With the latter scheme, when no entry exists in the lookup table, some default action is taken until the first time a branch is encountered. Once the branch executes, its type is stored in the lookup table where it serves to identify the branch type on subsequent encounters. Due to limited capacity multiple branches may map onto the same prediction entries. This aliasing tends to reduce accuracy.

A. Design Goals

This work aims to implement a Perceptron and a TAGE predictors that operate at a high operating frequency while achieving high accuracy so that they improve execution performance. As section III-B will show, a single-cycle TAGE is prohibitively slow. Therefore, this work considers an overriding TAGE predictor that produces a base prediction in one cycle while overriding that decision with a better prediction in the second cycle if necessary. Perceptron and TAGE both require large tables. Accordingly, this work investigates how their accuracy and latency vary with the amount of hardware resources they are allowed to use.




Fig. 1: Canonical Branch Predictor.




Fig. 2: The preceptron branch predictor.

III. Branch Prediction Schemes

This section discusses the structure of the branch predictors considered: (1) the Perceptron and (2) TAGE direction predictors and (3) the target predictor. Sections III-A and III-B discuss Perceptron and TAGE, while section III-C discusses the target predictor.

A. Perceptron Predictor

The perceptron predictor use vectors of weights (i.e., perceptrons) to represent correlations among branch instructions [5]. Fig. 2 shows the structure of a Perceptron predictor. When making a prediction, a weight vector is read from the table using a hash function of the instruction's PC. Then, each weight is multiplied by 1 if the corresponding global branch history is taken, and by -1 otherwise. Finally, the resulting products are summed up and the Perceptron predicts taken if the sum is positive, and not taken otherwise.

B. Tagged Geometric History Length Branch Predictor

The TAGE predictor features a bimodal predictor as a base predictor T_0 to provide a basic prediction and a set of M tagged predictor components T_i [6]. These tagged predictor components T_i , where $1 \leq i \leq M$, are indexed with hash functions of the branch address and the global branch/path history and of various lengths. The global history lengths used for computing the indexing functions for tables T_i form a geometric series, i.e., $L(i) = (int)(\alpha^{i-1} \times L(1) + 0.5)$. TAGE achieves its high accuracy by utilizing very long history lengths judiciously.

Fig. 3 shows a 5-component TAGE predictor. Each table entry has a 3-bit saturating counter ctr for the prediction result, a tag, and a 2-bit useful counter u. The table indices are produced by hashing the PC and the global history using




Fig. 3: A 5-component TAGE branch predictor.

different lengths per table. All tables are accessed in parallel and each table provides a valid prediction only on a tag match. The final prediction comes from the matching tagged predictor component that uses the longest history.

C. Branch Target Predictor

Branch Target Prediction usually requires a Branch Target Buffer (BTB), a cache-like structure that records the addresses of the branches and the target addresses associated with them. If a branch is predicted to be taken and there is also a BTB hit, then the next PC is set to be the predicted target. A BTB can be set-associative to reduce aliasing.

Another common structure used for branch target prediction is the Return Address Stack (RAS). It is a stack-like structure that predicts the target address of function returns. When a call instruction executes, the return address of that call is pushed onto the RAS. When the processor executes the corresponding return instruction, RAS pops the return address and provides a prediction. The prediction is accurate as long as the RAS' size is less then the current call depth. Most modern processors have a shallow RAS because typical programs generally do not have very deep call depths. RAS will fail to provide correct target prediction if it overflows.

Wu et al. has shown that with the same hardware budget as Nios II-f (i.e., 1 M9K BRAM), eliminating the BTB and using *Full Address Calculation* (FAC) together with a RAS results in better performance [3]. FAC calculates the target address in the fetch stage and accurately predicts the target addresses for direct branches, whose target can be calculated based on the instruction itself [1]. Wu et al. has shown that direct branches and returns comprise over 99.8% of all branches. Implementing FAC with RAS can cover these branches with 100% accuracy, therefore having a BTB to cover all branches results in negligible improvement in target prediction accuracy. On the other hand, eliminating the BTB and dedicating the entire BRAM for direction prediction improves direction prediction accuracy significantly.

Since, this work investigates how branch prediction accuracy can improve when additional hardware resources are used, adding a BTB for better target prediction coverage could improve target prediction accuracy. Accordingly, we

reconsider introducing a BTB. However, simulations show that the accuracy is still better without a BTB. This is because when the target predictor only has FAC and RAS, it never predicts indirect branches that are not returns because it is not capable to do so. As a result, the destructive aliasing in the *direction* predictor is alleviated because less branches are being predicted. Based on this observation, this work uses FAC with RAS as the branch target predictor.

IV. FPGA IMPLEMENTATION OPTIMIZATIONS

This section discusses FPGA-specific implementation optimizations for Perceptron and TAGE. While this section assumes a modern Altera FPGA, the optimizations presented should be broadly applicable.

A. Perceptron Implementation

Section III-A explained that the Perceptron predictor maintains vectors of weights in a table. It produces a prediction through the following steps: (1) a *perceptron*, that is a vector of weights, is read from the table. (2) the weights are multipled with factors chosen based on the the corresponding global history bits. The weights are 1 for taken and -1 for not-taken. (3) The resulting products are summed up and a prediction is made based on the sign of the result; predict taken if the sum is positive, and not-taken otherwise. Formally, for a Perceptron predictor using h history bits, each weight vector has h weights $w_{0...h}$, where the bias constant $w_0 = 1$. The predictor has to calculate $y = w_0 + \sum_{i=1}^h G_i w_i$, and predict taken if y is positive and not-taken otherwise.

Each of these steps poses difficulties to map to an FPGA substrate. The rest of this section addresses these problems.

1) Perceptron Table Organization: Each weight in a perceptron is typically 8-bit wide, and Perceptron predictors usually use at least a 12-bit global history [5]. The depth of the table, on the other hand, tends to be relatively shallower (e.g., 64 entries for 1KB hardware budget). This requires a very wide but shallow memory, which does not map well to BRAMs on FPGAs. For example, the widest configuration of a M9K BRAM on Altera Stratix IV is 36-bit wide times 1k entries [4]. If we implement the 1KB Perceptron as proposed by Jiménez et al. [5], which uses 96-bit wide perceptrons with 12-bit global history, it will result in a huge resource inefficiency as shown in Fig 4. Stratix IV chips have another larger but slower and fewer M144K BRAM on Stratix IV chips [4], which can be configured as wide as 72-bit times 2K entries, clearly the inefficiency problem persists and it would impact maximum operating frequency.

Since typically the Perceptron table does not require large storage space, the proposed Perceptron implementation uses MLABs as storage, which are fast fine-grain distributed memory resources. Since 50% of all LABs can be configured as MLAB on Altera Stratix IV devices, using MLABs does not introduce routing difficulty.

2) Multiplication: The multiplication stage calculates the products of a weights in a perceptron and their global direction histories. Since the value of the global direction history can only be either 1 or -1, the "multiplication" degenerates to two cases, i.e., each product can either be the true form or




Fig. 4: Inefficiency using M9K BRAMs to implement wide but shallow perceptron tables.




Fig. 5: Perceptron multiplication implementation.

the 2's compliment (i.e., negative) form of each weight. A straightforward implementation calculates the negative of each weight and uses a mux to select, using the corresponding global history bit, the appropriate result, as Fig. 5(a) shows. To improve operating frequency, when updating the perceptron in the execution stage where the branch is resolved, both positive and negative forms of the updated weight can be precalculated, and the negatives can be stored on a complement perceptron table. In this way, the multiplication stage requires only a 2-to-1 mux, as Fig. 5(b) shows. This optimization trade offs increase resources (it requires extra storage for the negative weights) for improved speed.

3) Adder Tree: The adder tree sums the products from the multiplication stage. As Section V-B will show, a global history of at least 16 bits has to be used to achieve sufficient accuracy. Implementing a 16-to-1 adder tree for 8-bit integers naïvely degrades maximum frequency severely. The maximum frequency has to be improved for Perceptron to be practical.

This work employs Low Order Bit (LOB) Elimination proposed by Aasaraai et al. [7]. The idea is to ignore the Low Order Bits (LOBs) of each weight and only use the High Order Bits (HOBs) during prediction, while still using all the bits dfor updates. Section V-B shows that eliminating 5 LOB bits is only 0.06% less accurate than using all 8 bits, but summing fewer bits results in significantly higher maximum frequency. Section V-D will show that using 3 HOB

for prediction achieves the best overall performance.

Cadenas et al. [8] proposed a method to rearrange the weights stored in the table in order to reduce the number of layers of the adder tree. Assuming a Perceptron predictor uses h history bits, instead of storing h weights w_i where i=1...h, a new form of weights $\widetilde{w}_i\colon \widetilde{w}_i=-w_i+w_{i+1};$, $\widetilde{w}_{i+1}=-w_i-w_{i+1},$ for i=1,3,...,h-1 is used. The perceptron prediction can now be computed by $y=w_0+\sum_{i=1}^{h/2}(-G_{2i-1})\widetilde{w}_{2i+G_{2i-1}G_{2i}}$. This work applies this new arrangement because it pushes part of the calculation to the less time critical update logic of the Perceptron predictor so that only h/2 additions have to be performed, hence reduces the number of adders required by 50%.

Using fast adders such as carry-lookahead adders does not help to reduce the adder tree latency. This is because that the problem is not summing a few very wide numbers, but many narrow numbers. Most of the latency comes from going through layers of the adders rather than propagating the carry bits. To further improve maximum frequency, this work adapts the implementation of a Wallace Tree [9]. A Wallace tree is a hardware implementation of a digital circuit that efficiently sums the partial products when multiplying two integers, which is similar to the situation that a Perceptron predictor is facing. The Wallace tree implementation proves to be 10% faster than a na vive binary reduction tree implementation.

B. TAGE Implementation

Section V-B shows that TAGE is the most accurate amongst all the direction predictors considered in this work when they use the same hardware budget. However, TAGE uses multiple tables with tagged entries that require comparator driven logic which does not map well onto FPGAs. Section V-D shows that the maximum frequency slowdown of TAGE is not amortized by the resulting accuracy gains. Accordingly, TAGE is best used as an overriding predictor.

The critical path of TAGE is as follows: (1) It performs an elaborate PC-based hashing to generate multiple table indices one per table. (2) It accesses the tables and in parallel compares the tags of the read entries to determine whether they match. (3) Finally each decision has to fall through cascaded layers of multiplexers to select the longest matching prediction. Although the latency of these operations is high, the path can be easily pipelined to achieve much higher operating frequency. Based on this observation, this work explores an overriding branch predictor implementation using TAGE. Overriding branch prediction is a technique to leverage the benefits of both fast but less accurate, and slow but more accurate predictors. This technique has been used commercially, e.g., in the Alpha EV8 [10] microprocessors. In an overriding predictor, a faster but less accurate base predictor makes a base prediction quickly, and then a slower but more accurate predictor overrides that decision if it disagrees with the base prediction.

In this work, the base predictor is the simple bimodal predictor included in TAGE it self, i.e., T_0 in Fig. 3. The bimodal predictor provides a base prediction in the first cycle, and TAGE provides a prediction at the second cycle. Section V-B and V-C show that the overriding TAGE outperforms all the

other branch prediction schemes in terms of both accuracy and maximum frequency.

V. EVALUATION

This section evaluates the branch predictors. Section V-A details the experimental methodology. Section V-B compares the accuracy of the various direction predictors: bimodal, gshare, gRselect, Perceptron and TAGE. It shows that the overriding TAGE is the most accurate. Section V-C reports the maximum operating frequency as well as the FPGA resource usage. Finally, Section V-D reports the overall performance, showing that the overriding TAGE predictor is the best performing predictor.

As Section III-C discussed, all configurations use the same target prediction scheme, which includes a FAC and RAS, the same target predictor used in the gRselect predictor [3].

A. Methodology

To compare the predictors this work measures: (1) the Instruction Per Cycle (IPC) instruction execution rate, a frequency agnostic metric that better reflects the accuracy of each predictor factoring away their latency, (2) Instructions Per Second (IPS), a true measure of performance which takes the operating frequency into account, (4) Operating frequency, and (5) resource usage. Simulation measures IPC using a custom, cycle-accurate, full-system Nios II simulator. The simulator boots ucLinux [11], and runs a subset of SPEC CPU2006 integer benchmarks with reference inputs [12].

The baseline predictors considered are: (1) bimodal, (@) gshare and (3) gRselect. These predictors are implemented to match as closely as possible the implementations of Wu et al. [3]. All designs were implemented in Verilog and synthesized using Quartus II 13.0 on a Stratix IV EP4SE230F29C2 chip in order to measure their maximum clock frequency and area cost. The maximum frequency is reported as the average maximum clock frequency of five placement and routing passes with different random seeds. Area usage is reported in terms of ALUTs used.

B. Branch Prediction Accuracy

This section first presents data that justify the final design of Perceptron and TAGE configurations, then a comparison versus bimodal, gshare and gRselect is presented.

1) Perceptron: This work considers Perceptron predictor with a hardware budget ranging from 1KB to 32KB. For each hardware budget, this work also considers different configurations varying the number of global history bits used. Fig. 6 shows the best performing Perceptron configuration for each hardware budget. For Perceptron configuration, the IPC saturates at 16KB budget, therefore this work selects the 16KB Perceptron perdictor implementation.

To determine how many HOBs the predictor should use, we take the most accurate Perceptron configuration and experimented with all possible numbers of HOBs used. Fig. 7 shows the IPC of this Perceptron when different number of HOBs are used. The data shows that using 3 HOBs results in virtually identical IPC (less than 0.06% difference) versus using all 8 bits. Moreover, the IPC drops significantly when only using 2




Fig. 6: IPC of the best performing perceptron configuration with various hardware budgets.




Fig. 7: IPC when using different number of HOBs for the most accurate perceptron configuration.

HOBs. Therefore the final perceptron design uses 3 HOBs to improve operating frequency without affecting accuracy.

The most accurate Perceptron uses 16 global history bits with the arrangement discussed in Section IV-A3, so in the end it only requires space to store eight 8-bit weights \widetilde{w}_i for i=1...8 plus 3 HOBs per weight in its 2's complement form. The perceptron table has 1024 entries. Therefore, the total storage used is: $((8+3)\ bits/weight \times 8\ weights/entry) \times 1024\ entries = 90,112bits = 11KB$.

2) TAGE: This work uses the TAGE predictor introduced by Seznec et al. [6]. This work proposes three designs incorporating TAGE: (1) the single-cycle TAGE, which requires TAGE to provide a prediction in one cycle (i.e., in the fetch stage), (2) the Overriding TAGE (O-TAGE), which uses just the bimodal predictor to provide a base prediction in the first cycle, and *always* overrides the base prediction if TAGE disagrees at the end of the second cycle, and (3) the Overriding TAGE with a Statistical Corrector (O-TAGE-SC), which overrides the prediction only when TAGE consistently disagrees over several encounters of the same event.

Specifically, O-TAGE-SC is motivated by Seznec's observation that TAGE fails at predicting branches that are statistically biased towards a direction but not correlated to the history path [13]. On some of these branches, TAGE often performs worse than a simple PC-indexed table, e.g., a bimodal predictor. This may result in many miss-overrides on these type of branches. More importantly, in Nios II-f where the branch resolution latency is only 2 cycles, the overriding TAGE saves one cycle for each correct override, but loses two cycles for each incorrect override. Hence, the overriding TAGE must make two right decisions for every one wrong decision to break even. Therefore, the overriding TAGE must be very confident




Fig. 8: IPC of the three designs incorporating TAGE.




Fig. 9: IPC of the considered branch predictors.

to make a overriding decision, which necessitates the statistical corrector.

The statistical corrector we implemented has a small table with 256 entries that is indexed by 8 bits from the PC. Each entry is a 10-bit saturating counter. If TAGE correctly overrides a decision, the corresponding counter is incremented by one, otherwise the counter is *reset* to zero.

Fig. 8 shows the IPC of the three designs that incorporate TAGE. It shows that the single-cycle TAGE delivers the highest accuracy, however, as Section V-D shows, its high accuracy cannot amortize the slowdown in operating frequency. O-TAGE is much faster, but its accuracy drops significantly. Finally, the accuracy of O-TAGE-SC is within 0.2% of the single-cycle TAGE.

3) Accuracy Comparison: For fair comparisons, we scale bimodal, gshare and gRselect from 1KB to 32KB, which is the same hardware budget as TAGE and the largest Perceptron considered in this work. Fig. 9 shows the IPC of the best performing configuration of each prediction scheme. All the branch predictors except for Perceptron shown in this figure use 32KB of storage. The 32KB and 16KB Perceptron deliver identical IPC, therefore the 16KB version is selected as the final implementation. The Single-Cycle TAGE is the most accurate, followed by O-TAGE-SC and Gshare. Perceptron's accuracy comes close to gRselect but it is still slightly less accurate.

C. Frequency

Fig. 10 shows the maximum operating frequency for each branch prediction scheme and for various hardware budgets. The Single-Cycle TAGE and O-TAGE-SC use 32KB.




Fig. 10: Maximum operating frequency of the considered branch prediction schemes with various hardware budget.




Fig. 11: Processor IPS comparison with various predictors.

The fastest predictor is O-TAGE-SC operating at 270 MHz, followed by the 1KB Perceptron and the 1KB gRselect. The maximum frequency of gshare, bimodal and Perceptron drops rapidly with increasing size, while gRselect's frequency does not suffer too much. Despite that the logic is larger and more difficult to place and route, the table indexing of gRselect comes from the GHR register. GRselect reads a wide entry and then using bits form the PC to select the appropriate ones. The indexing of gshare, bimodal and Perceptron comes from the predicted PC. The PC is both the input and the output of the branch predictor. This loop forms the critical path of gshare, bimodal and Perceptron, which quickly gets slower as the size of the predictors increase. The Single-Cycle TAGE operates at 222MHz, which is ~15% slower than the 1KB gRselect and ~18% slower than O-TAGE-SC.

D. Performance

IPC is a measurement that does not take operating frequency into consideration. The actual performance of a processor is measured by Instruction Per Second (IPS), which is the product of IPC and the maximum operating frequency. Fig. 11 reports the overall performance in terms of IPS. This experiment assumes a 270 MHz maximum clock frequency for the processor, the maximum clock frequency of Nios II-f on Stratix IV C2 speed grade devices [14].

The IPS of gRselect, gshare, bimodal and perceptron drops as they scale. The best performing predictor is O-TAGE-SC, which delivers 5.2% higher IPS than the previously proposed 1KB gRselect. Although the Single-Cycle TAGE is the most accurate, its IPS is the lowest because its latency is too high. The 1KB perceptron ends up 0.2% better than the 1KB

gRselect, because of the optimization efforts into improving its frequency.

VI. CONCLUSION

The conclusion goes here.

REFERENCES

- [1] Altera Corp., "Nios II Processor Reference Handbook v9.0," 2009.
- [2] MicroBlaze Processor Reference Guide, Xilinx Inc., July 2012.
- [3] D. Wu, K. Aasaraai, and A. Moshovos, "Low-cost, high-performance branch predictors for soft processors," in *Field Programmable Logic* and Applications (FPL), 2013 23rd International Conference on, Sept 2013.
- [4] TriMatrix Embedded Memory Blocks in Stratix IV Devices, Altera Corp, Dec. 2011.
- [5] D. A. Jimenez and C. Lin, "Dynamic Branch Prediction with Perceptrons," in *Intl' Symposium on High-Performance Computer Architecture*, January 2001.
- [6] A. Seznec and P. Michaud, "A case for (partially) tagged geometric history length predictors," in *Journal of Instruction Level Parallelism* (http://www.jilp.org/vol7), April 2006.
- [7] K. Aasaraai and A. Baniasadi, "A power-aware alternative for the perceptron branch predictor," in *Advances in Computer Systems Architecture*, ser. Lecture Notes in Computer Science, L. Choi, Y. Paek, and S. Cho, Eds. Springer Berlin Heidelberg, 2007, vol. 4697, pp. 198–208.
- [8] O. Cadenas, G. Megson, and D. Jones, "A new organization for a perceptron-based branch predictor and its fpga implementation," in VLSI, 2005. Proceedings. IEEE Computer Society Annual Symposium on, May 2005, pp. 305–306.
- [9] C. S. Wallace, "A suggestion for a fast multiplier," *Electronic Computers, IEEE Transactions on*, vol. EC-13, no. 1, pp. 14–17, Feb 1964.
- [10] A. Seznec, S. Felix, V. Krishnan, and Y. Sazeides, "Design tradeoffs for the alpha ev8 conditional branch predictor," in *Computer Architecture*, 2002. Proceedings. 29th Annual International Symposium on. IEEE, 2002, pp. 295–306.
- [11] "Arcturus Networks Inc., uClinux," http://www.uclinux.org/.
- [12] Standard Performance Evaluation Corporation, "SPEC CPU 2006," http://www.spec.org/cpu2006/.
- [13] A. Seznec, "A 64 kbytes isl-tage branch predictor," in JWAC-2: Championship Branch Prediction, 2011.
- [14] Nios II Performance Benchmarks, Altera Corp., Nov. 2013.