Lab 3 Instruction set

Reference Materials:

datasheet (https://ww1.microchip.com/downloads/en/DeviceDoc/39631E.pdf)

intruction set (https://technology.niagarac.on.ca/staff/mboldin/18F_Instruction_Set/)

- Lab 3 Instruction set
 - status register
 - Bank Select Register (BSR)
 - Overview
 - Instruction Structure
 - Instruction Categories
 - Instruction Overview
 - Byte-oriented operations
 - Bit-oriented operations
 - Literal operations
 - Control operations

status register

Records the status after an operation:

- N Negative
- OV Overflow
- Z Zero
- DC Digit Carry (0x0F **■** 0x10)
- C Carry

REGISTER 5-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_	N	OV	Z	DC ⁽¹⁾	C ⁽²⁾
bit 7							bit 0

 Legend:

 R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'

 -n = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared
 x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

bit 4 N: Negative bit

This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1).

1 = Result was negative

o = Result was positive

bit 3 **OV:** Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude which causes the sign bit (bit 7) to change state.

1 = Overflow occurred for signed arithmetic (in this arithmetic operation)

0 = No overflow occurred

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit Carry/borrow bit⁽¹⁾

For ADDWF, ADDLW, SUBLW and SUBWF instructions:

1 = A carry-out from the 4th low-order bit of the result occurred

0 = No carry-out from the 4th low-order bit of the result

bit 0 C: Carry/borrow bit⁽²⁾

For ADDWF, ADDLW, SUBLW and SUBWF instructions:

1 = A carry-out from the Most Significant bit of the result occurred


0 = No carry-out from the Most Significant bit of the result occurred

Note 1: For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either bit 4 or bit 3 of the source register.

2: For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register.

Bank Select Register (BSR)


- Data Memory: 12-bit addressing space.
- In most instructions, the operand used for addressing is 8-bit.
- The BSR is used to record the bank:
 - Determine the bank
 - o Determine the offset



Overview

Instruction Structure

- Most instructions in the PIC18F4520 consist of 1 word (2 bytes).
- Each instruction can be divided into OpCode and Operands.
- Operands can be addresses, parameters, or constants.



Instruction Categories

- Byte-oriented
 - Operates on whole bytes. This category includes arithmetic, logic operations, and conditional skip instructions.
- Bit-oriented
 - o Operates on specific bits within a byte, including clear, set, and flip operations.

- Literal
 - Uses constants as operands, directly operating with registers.
- Control
 - o Controls the flow of the program, primarily through various branch instructions.

Instruction Overview

Byte-oriented operations

- MOVF: Move data from a file register to the WREG or back to the original file register.
- SUBWF: Subtract the WREG contents from a file register. (F W)
- COMF: Complement the contents of a file register.

BYTE-ORIENTED OPERATIONS									
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f_s , f_d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
		f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
		Borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		Borrow							
SWAPF	f, d, a	Swap Nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, Skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	

1/24, 10:40 AM		Lab 3 Instruction se	t - HackMD
ADDWF	ADD W to f	ADDWFC	ADD W and Carry bit to f
Syntax:	ADDWF f {,d {,a}}	Syntax:	ADDWFC f {,d {,a}}
Operands:	0 ≤ f ≤ 255	Operands:	$0 \le f \le 255$
	d ∈ [0,1] a ∈ [0,1]		$d \in [0,1]$ $a \in [0,1]$
Operation:	$(W) + (f) \rightarrow dest$	Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	N, OV, C, DC, Z	Status Affected:	N,OV, C, DC, Z
Encoding:	0010 01da ffff ffff	Encoding:	0010 00da ffff ffff
Description:	Add W to register 'f'. If 'd' is '0', the	Description:	Add W, the Carry flag and data memory
	result is stored in W. If 'd' is '1', the	2000p.i.o	location 'f'. If 'd' is '0', the result is
	result is stored back in register 'f'(default).	s://hackmd.io?utm	placed in W. If 'd' is '1', the result is stated in widownpage & location 'édium=
Lab 3 Instru	in a 15 of the receptor and 15 october.	s://hackmd.io?utm	If 'a' is '0', the Access Bank is selected.
	If 'a' is '1', the BSR is used to select the		If 'a' is '1', the BSR is used to select the
	GPR bank (default). If 'a' is '0' and the extended instruction		GPR bank (default). If 'a' is '0' and the extended instruction
	set is enabled, this instruction operates		set is enabled, this instruction operates
	in Indexed Literal Offset Addressing		in Indexed Literal Offset Addressing
	mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and		mode whenever $f \le 95$ (5Fh). See
	Bit-Oriented Instructions in Indexed		Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed
	Literal Offset Mode" for details.		Literal Offset Mode" for details.
Words:	1	Words:	1
Cycles:	1	Cycles:	1
ANDWF	AND W with f	XORWF	Exclusive OR W with f
Syntax:	ANDWF f {,d {,a}}	Syntax:	XORWF f {,d {,a}}
Operands:	$0 \le f \le 255$	Operands:	$0 \leq f \leq 255$
	d ∈ [0,1] a ∈ [0,1]		d ∈ [0,1]
Operation:	$a \in [0,1]$ (W) .AND. (f) \rightarrow dest	Operation:	$a \in [0,1]$
Status Affected:	, , , , , , , , , , , , , , , , , , , ,	Operation: Status Affected:	(W) .XOR. (f) \rightarrow dest
Encoding:	N, Z		N, Z
9	The contents of W are ANDed with	Encoding:	
Description:	register 'f'. If 'd' is '0', the result is stored	Description:	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored
	in W. If 'd' is '1', the result is stored back		in W. If 'd' is '1', the result is stored back
	in register 'f' (default).		in the register 'f' (default).
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the
	GPR bank (default).		GPR bank (default).
	If 'a' is '0' and the extended instruction		If 'a' is '0' and the extended instruction
	set is enabled, this instruction operates		set is enabled, this instruction operates
	in Indexed Literal Offset Addressing		in Indexed Literal Offset Addressing
	mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and		mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and
	Bit-Oriented Instructions in Indexed		Bit-Oriented Instructions in Indexed
	Literal Offset Mode" for details.		Literal Offset Mode" for details.
Vords:	1	Words:	1

Cycles:

1

1

Cycles:

DECFSZ	Decreme	nt f, skip if	0	CPF	SEQ	Compar	e f with W, sk	cip if f = W
Syntax:	[label] [DECFSZ f	,d [,a]]	Synt	ax:	[label]	CPFSEQ f	[,a]
Operands:	$0 \le f \le 258$ $d \in [0,1]$	5		Ope	rands:	$0 \le f \le 2$ $a \in [0,1]$		
Operation:	$a \in [0,1]$ $(f) - 1 \rightarrow 0$			Ope	ration:	(f) – (W) skip if (f)		١
Chatria Affactaci	skip if res	uit = 0		Statu	ıs Affected:	None	a companicon	,
Status Affected:	None	22.27 22.2			oding:	0110	001a ff	ff ffff
Encoding:	0010		ff ffff		cription:		es the content	
Description:	remented placed in placed ba If the resu tion, which discarded instead, minstruction Bank will the BSR vank will I	. If 'd' is 0, th W. If 'd' is 1, ck in registe Ilt is 0, the n n is already	the result is r 'f' (default). ext instruc- fetched, is is executed vo-cycle he Access overriding 1, then the	Work		memory of W by subtract If 'f' = W tion is di cuted in cycle ins Access riding th the bank	location 'f' to t performing an	the contents unsigned thed instruc- to NOP is exe- this a two- is 0, the elected, over- f 'a' = 1, then
Words:	1	o (dolddin).		Cycl	es:	1(2)		
Cycles:	1(2)					Note:	3 cycles if skip	
Cycles.	Note: 3 d		and followed	0.0	vala Antivitu		by a 2-word ins	struction.
		a 2-word ins	struction.	QC	ycle Activity: Q1	Q2	Q3	Q4
Q Cycle Activity		0.0			Decode	Read	Process	No
Q1	Q2	Q3	Q4			register 'f'	Data	operation
Decode	Read register 'f'	Process Data	Write to destination	lf sk	. 1			
If skip:				le Si	Q1	Q2	Q3	Q4
Q1	Q2	Q3	Q4		No operation	No operation	No operation	No operation
No	No	No	No	lf sk			ord instruction:	
operation	operation	operation	operation		5.5 Co. 10 Co. 1	Q2		Q4
If skip and follow					No	No	No	No
Q1	Q2	Q3	Q4	4	operation	operation	operation	operation
No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
No	No	No	No	.: d	operation	operation	operation	Operation
operation	operation	operation	operation	Exar	mple:	HERE NEQUAL	CPFSEQ REG	3, 0
Example:	HERE	DECFSZ	CNT, 1, 1			EQUAL	:	
	COMMINIUM	GOTO	LOOP		Before Instru			
D-4	CONTINUE				PC Addr		HERE ?	
Before Instru		(HERE)			REG		?	
After Instruc		(IIIIII)		Ä	After Instruc	tion		
CNT	= CNT - 1				If REG		N;	- 1
If CNT PC	= 0; = Address	(CONTINUE	Ξ)		PC If REG		Address (EQUA <i>N</i> :	ш):
If CNT	≠ 0;		-e,		PC		Address (NEQU	AL)
PC	= Address	(HERE+2)						

MOVWF	Move W to f
Syntax:	MOVWF f {,a}
Operands:	$0 \le f \le 255$ $a \in [0,1]$
Operation:	$(W) \rightarrow f$
Status Affected:	None
Encoding:	0110 111a ffff ffff
Words:	Location 'f' can be anywhere in the 256-byte bank. If 'a' is 'o', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Cycles:	1

MULWF	Multiply W with f					
Syntax:	MULWF f {,a}					
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]					
Operation:	(W) $x (f) \rightarrow PRODH:PRODL$					
Status Affected:	None					
Encoding:	0000 001a ffff ffff					
Description:	An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A zero result is possible but not detected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction operates in Indexed Literal Offset Addressing mode whenever f≤95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					

RLNCF	Rotate Left f (No Carry)
Syntax:	RLNCF f {,d {,a}}
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	$(f) \rightarrow dest,$ $(f<7>) \rightarrow dest<0>$
Status Affected:	N, Z
Encoding:	0100 01da ffff ffff
Description:	The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1

RLCF	Rotate Lef	t f thre	ough Ca	rry
Syntax:	RLCF f {,	d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$(f) \rightarrow des$ $(f<7>) \rightarrow C,$ $(C) \rightarrow dest<$		1>,	
Status Affected:	C, N, Z			
Encoding:	0011	01da	ffff	ffff
Description:	The contents one bit to the flag. If 'd' is 'W. If 'd' is '1 in register 'f' If 'a' is '0', th selected. If 'a select the GI If 'a' is '0' an set is enable operates in I Addressing If ≤ 95 (5Fh). "Byte-Orien Instructions Mode" for de	e left th fo', the re (defau he Acce a' is '1', PR ban d the e hed, this Indexed mode w See So hed and etails.	rough the result is piesult is sto lt). ss Bank is the BSR in lk (default) attended in instruction d Literal Or whenever ection 24. d Bit-Orie	Carry laced in red back s sused to). estruction ffset 2.3 nted

Cycles:

Words:

Cycles:

Bit-oriented operations

Cycles:

- BCF: Bit Clear f, clears a specific bit in a file register.
- BSF: Bit Set f, sets a specific bit in a file register.

- BTFSC: Bit Test f, Skip if Clear; tests a bit and skips the next instruction if the bit is
- BTFSS: Bit Test f, Skip if Set; tests a bit and skips the next instruction if the bit is set.

BIT-ORIEN	T-ORIENTED OPERATIONS								
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2

BCF	Bit Clear f	BSF	Bit Set f
Syntax:	BCF f, b {,a}	Syntax:	BSF f, b {,a}
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$	Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$
Operation:	0 → f 	Operation:	$1 \rightarrow f < b >$
Status Affected:	None	Status Affected:	None
Encoding:	1001 bbba ffff ffff	Encoding:	1000 bbba ffff ffff
Description:	Bit 'b' in register 'f' is cleared. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f < 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	Description:	Bit 'b' in register 'f' is set. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1	Words:	1
Cycles:	1	Cycles:	1

BTFSC	Bit Test File, Skip if Clear	BTFSS	Bit Test File, Skip if Set
Syntax:	BTFSC f, b {,a}	Syntax:	BTFSS f, b {,a}
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$	Operands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$
Operation:	skip if $(f < b >) = 0$	Operation:	skip if (f) = 1
Status Affected:	None	Status Affected:	None
Encoding:	1011 bbba ffff ffff	Encoding:	1010 bbba ffff ffff
Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	Description:	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1	Words:	1
Cycles:	1(2)	Cycles:	1(2)

BTG Bit Toggle f

Syntax: BTG f, b {,a}

Operands: $0 \le f \le 255$

 $0 \le b < 7$ $a \in [0,1]$

Operation: $(\overline{f < b >}) \rightarrow f < b >$

Status Affected: None

Encoding: 0111 bbba ffff ffff

Description: Bit 'b' in data memory location 'f' is

inverted.

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1

Cycles: 1

Literal operations

ADDLW Add Literal and WREG

LFSR Move Literal (12-bit) 2nd word to FSR(f) 1st word

LITERAL OPERATIONS								
ADDLW	k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N
ANDLW	k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N
IORLW	k	Inclusive OR Literal with WREG	1	0000	1001	kkkk	kkkk	Z, N
LFSR	f, k	Move Literal (12-bit)2nd word	2	1110	1110	OOff	kkkk	None
		to FSR(f) 1st word		1111	0000	kkkk	kkkk	
MOVLB	k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None
MOVLW	k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None
MULLW	k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None
SUBLW	k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N
XORLW	k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N

MOVLW	Move literal to W	MOVLB	Move Literal to Low Nibble in BSR			
Syntax:	[label] MOVLW k	Syntax:	MOVLW k			
Operands:	$0 \le k \le 255$	Operands:	$0 \leq k \leq 255$			
Operation:	$k \to W$	Operation:	$k \to BSR$			
Status Affected:	None	Status Affected:	None			
Encoding:	0000 1110 kkkk kkkk	Encoding:	0000 0001 kkkk kkkk			
Description:	The eight-bit literal 'k' is loaded into W.	Description:	The 8-bit literal 'k' is loaded into the Bank Select Register (BSR). The value of BSR<7:4> always remains '0',			
Words:	1		regardless of the value of k ₇ :k ₄ .			
Cycles:	1	Words:	1			
-		Cycles:	1			

Control operations

- Unconditional Branch
 - BRA Branch Unconditionally
 - GOTO Go to Address 1st word 2nd word
- Conditional Branch
 - BC Branch if Carry
 - BN Branch if Negative
 - BNC Branch if Not Carry
 - BNOV Branch if Not Overflow
 - BNZ Branch if Not Zero
 - BOV Branch if Overflow
 - BZ Branch if Zero

CONTROL OPERATIONS									
вс	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	C	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop Top of Return Stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push Top of Return Stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software Device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

BRA	Unconditional Branch					
Syntax:	BRA n					
Operands:	$-1024 \le n \le 1023$					
Operation:	$(PC) + 2 + 2n \rightarrow PC$					
Status Affected:	None					
Encoding:	1101	0nnn	nnnn	nnnn		
Description:	Add the 2's complement number, '2n', to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.					
Words:	1					

2

Cycles:

ВС	Branch i	f Carry					
Syntax:	BC n	BC n					
Operands:	-128 ≤ n ≤	$-128 \le n \le 127$					
Operation:	if Carry bit is '1', $(PC) + 2 + 2n \rightarrow PC$						
Status Affected:	None	None					
Encoding:	1110	0010	nnnn	nnnn			
Description:	will branch The 2's co added to th incremente instruction PC + 2 + 2	If the Carry bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
Words:	1						
Cycles:	1(2)						

GOTO	Unconditional Branch					
Syntax:	GOTO k					
Operands:	$0 \leq k \leq 1048575$					
Operation:	$k \rightarrow PC < 20:1 >$					
Status Affected:	None					
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) Description:	1110 1111 k ₇ kkk kk 1111 k ₁₉ kkk kkkk kk GOTO allows an unconditional brai anywhere within entire 2-Mbyte memory range. The 20-bi value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.					
Words:	2					
Cycles:	2					

Q C	ycle Activity: mp:					
	Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	Write to PC		
	No operation	No operation	No operation	No operation		
If No	Jump:					
	Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	No operation		
Exan	nple:	HERE	BC 5			
Before Instruction						

Before Instruction PC After Instruction	=	address	(HERE)	
If Carry	=	1.		
PC	=	address	(HERE +	12)
If Carry	=	0;		
PC	=	address	(HERE +	- 2)