
LAB6 Digital I/O

Digital I/O

- It is an interface to configure a channel electronically as either a **digital input** or **digital output**, without the need to change hardware.
- Each electrical pin may have two states:
 - logical low / 0 (0 ~ 0.8 V)
 - o logical high / 1 (2 ~ 5 ∨)
- Each line can be programmer as:
 - an output (it generates a current and can be used, for example, to lit a LED)
 - an input (it <u>receives</u> a current and can be used, for example, to read a pushbutton)

Digital Input: Electrical consideration

- Ideal condition:
 - An input connected to V_{DD} is read (by software) as "1"
 - An input connected to **Ground** is read (by software) as "0"
- In fact, if the input is floating (not connected), the value read cannot be determined



Solution: Pull-up or Pull-down Resistor


Pull-up Resistors:

- Connection between the voltage supply and the pin(V_{DD} resister pin)
- Switch opened/closed, the input read is 1/0
- \circ For switch, the typical pull-up resistor value is 1-10 k Ω
- If in doubt, a good starting point when using a switch is 4.7 kΩ
- \circ Calculating a Pull-up Resistor Value (eg. V_{DD} = 5V, I = 1 mA, then R = 5 kΩ)

Pull-down Resistors:


- Connection between ground and the pin(GND resister pin)
- Switch opened/closed, the input read is 0/1

Schematic of Pull-up and Pull-down Resistor




 V_{DD} Switch PIC18F4520 R1 **GND**

Pull-down resistor




Pull-up resistor



Pull-down resistor


Pull-up resistor


- Strong pull-up(a smaller resistance): a high current will flow through the pull-up resistor, heating the device and using up an unnecessary amount of power when the switch is "closed"
- Weak pull-up(a larger resistance): combined with a large leakage current of the input pin, the input voltage can become insufficient when the switch is "open"



Bouncing Problem


- When we push a button,
 - for the user, it might seem that the contact is only made once
 - for hardware, it strikes a metal contact and physically bounces a few times
 because the switch contact is metal and it has elasticity






How to Deal with It

- Hardware setup: Add a capacitor, in parallel with the button, in order to filter the bouncing signal
- Software debounce: Use delay or interrupt on change function to force the microcontroller to wait some time for the bouncing to stop or detect changes in the switch state (typically on the rising or falling edge)



Digital Output: Electrical consideration

- Writing "1": output high voltage(V_{OH} ≈ V_{DD}= 5 V)
- Writing "0": output low voltage(V_{OL} ≈ GND = 0 V)




Resistors in LED Circuits

- The intensity of the light is dependent on the amount of current
- A current limiting resistor is always connected to the LED to prevent burning out the LED
- The value of this resistor is calculated using the formula

$$V_{OUT} = V_{R} + V_{LED}$$
 (Kirchhoff's circuit laws)
 $V_{R} = I_{LED} * R$ (Ohm's law)
 $\Rightarrow R = (V_{OUT} - V_{LED}) / I_{LED}$
= (5V - 1.2V) / 20 mA = 190 Ω

For small red led, I_{LED} = 20 mA, V_{LED} = 1.2 V




I/O Ports of PIC18F4520

I/O Ports of PIC18F4520

- MCUs of the PIC18 family have several ports, called PORTA, PORTB,
 PORTC, ...,
- Each port has 8 bits and thus 8 electrical pins
- Pins are referred as Rxy, where x is the port name (A, B, ..., E) and y is the
 bit (0, 1, ..., 7) eg. the pin RA3 is the bit 3 of the port A
- Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features. In general, when a peripheral is enabled, that pins may not be used as a general purpose I/O pins

Pins of PICF4520



I/O Ports Control Registers

- Each I/O port has three registers for its operation, where x is a letter that denotes the particular I/O port:
 - TRISx: PORTx Data Direction Control register
 - PORTx: I/O Port register
 - LATx: PORTx Data Latch register
- In PIC18F4520, there are 5 PORTs(PORTA, PORTB, PORTC, PORTD and PORTE). Since, there are 5 TRISx and LATx

TRISx (TRIState)

- Control the direction of the PORTx pins
 - Inward (Input, 1, high)
 - Outward (Output, 0, low)
- By default, every TRISx is inputs (1111 1111) the pins will not conflict with any logic outputs or other voltage sources connected to them
- eg. TRISB = 0x50 ; 0x50 = 0101 0000

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	1	0	0	0	0
Output	Input	Output	Input	Output	Output	Output	Output

PORTX

- Data on an I/O pin is accessed via a PORTx register
- A read of the PORTx register reads the value of I/O pin
- A write to the PORTx register writes the value to the port data latch(LATx)
- Input/Output decided by TRISx(1 for input, 0 for output)
- By default, every PORT is inputs PORT
- If PORTB is used as input port then to read data from all bit of PORTB
 PORTB = 0x03; // reading the status of the pins
- If PORTB is used as output port and we want to write data 0x03 on PORTB
 PORTB = 0x03; // assigning high logic to RB0 and RB1

LATx(LATch)

- The LAT (Latch) register is associated with an I/O pin and eliminates the problems that could occur with read-modify-write instructions
- Read-modify-write operations on the LATx register read and write the latched output value for PORTx
 - Latch Read: returns the values held in the port output latches instead of the values on the I/O pins.
 - Latch Write: the same effect as a write to the PORT register. A write to the PORT register writes the data value to the port latch.

PORT vs LATCH


The differences between the PORT and LAT registers can be summarized as follows:

	PORTx	LATx
Read	Reads data value on the I/O pin	Reads data value held in the port latch
Write	Writes data value to the port latch	Writes data value to the port latch

PORT vs LATCH

The differences between the PORT and LAT registers can be summarized as

follows:



PORTA, TRISA and LATA Registers

- RA4/T0CKI/C1OUT pin: multiplexed with the <u>Timer0 module clock input</u> and one of the comparator outputs
- RA6 and RA7: multiplexed with the main <u>oscillator</u> pins
- RA<3:0> and RA5: multiplexed with <u>analog inputs</u>, <u>the analog V_{REF+} and V_{REF-} inputs</u> and the <u>comparator voltage reference output</u>

EXAMPLE 10-1: INITIALIZING PORTA

```
CLRF
       PORTA
               ; Initialize PORTA by
               ; clearing output
               ; data latches
CLRF
       LATA
               : Alternate method
               ; to clear output
               ; data latches
MOVI.W
       0Fh
               ; Configure A/D
       ADCON1 ; for digital inputs <
MOVWF
MOVLW
       07h
               ; Configure comparators
MOVWF
       CMCON
               ; for digital input
               ; Value used to
MOVLW
      0CFh
               ; initialize data
               ; direction
MOVWF
              ; Set RA<3:0> as inputs
       TRISA
               ; RA<5:4> as outputs
```

The operations of pins RA<0:3> and RA5 as A/D Converter inputs is selected by clearing or setting the control bits in the ADCON1 (A/D Control Register 1 register)

REGISTER 19-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-q ⁽¹⁾	R/W-q ⁽¹⁾	R/W-q ⁽¹⁾
_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 3-0 PCFG<3:0>: A/D Port Configuration Control bits:

PCFG3: PCFG0	AN12	AN11	AN10	6NA	AN8	AN7(2)	AN6(2)	AN5(2)	AN4	AN3	AN2	AN1	ANO
0000(1)	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0001	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0010	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0011	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0100	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0101	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0110	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α
0111(1)	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α
1000	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α
1001	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α
1010	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α
1011	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α
1100	D	D	D	D	D	D	D	D	D	D	Α	Α	Α
1101	D	D	D	D	D	D	D	D	D	D	D	Α	Α
1110	D	D	D	D	D	D	D	D	D	D	D	D	Α
1111	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input

D = Digital I/O

PORTB, TRISB and LATB Registers

- Each of PORTB pin has a weak internal pull-up
 - RBPU (INTCON2<7> = 0) can turn on all the pull-ups
 - automatically turned off when the port pin is configured as an output)

```
; Initialize PORTB by
CLRF
       PORTB
               ; clearing output
               ; data latches
CLRF
       LATB
               : Alternate method
               ; to clear output
               ; data latches
               ; Set RB<4:0> as
MOVIJW
       ADCON1 ; digital I/O pins
MOVWF
               ; (required if config bit
               ; PBADEN is set)
               : Value used to
MOVLW
       0CFh
               : initialize data
               ; direction
               ; Set RB<3:0> as inputs
MOVWF
       TRISB
               ; RB<5:4> as outputs
               ; RB<7:6> as inputs
```

PORTC, TRISC and LATC Registers

EXAMPLE 10-3: INITIALIZING PORTC

```
CLRF
       PORTC ; Initialize PORTC by
               ; clearing output
               ; data latches
CLRF
       LATC ; Alternate method
               ; to clear output
               ; data latches
MOVLW
       0CFh
               ; Value used to
               ; initialize data
               ; direction
MOVWF
       TRISC
               ; Set RC<3:0> as inputs
               ; RC<5:4> as outputs
               ; RC<7:6> as inputs
```

PORTD, TRISD and LATD Registers

EXAMPLE 10-4: INITIALIZING PORTD

```
CLRF
       PORTD
               ; Initialize PORTD by
               ; clearing output
               ; data latches
CLRF
       LATD
               : Alternate method
               ; to clear output
               ; data latches
               : Value used to
MOVLW
       0CFh
               ; initialize data
               ; direction
               ; Set RD<3:0> as inputs
MOVWF
       TRISD
               ; RD<5:4> as outputs
               ; RD<7:6> as inputs
```

PORTE, TRISE and LATE Registers

- PORTE is a 4-bit wide port
- 4th pin of PORTE(MCLR/Vpp/RE3) is **an input only pin** when selected as a port pin(MCLRE = 0), it functions as a digital input only pin

PORTE, TRISE and LATE Registers

EXAMPLE 10-5: INITIALIZING PORTE

```
CLRF
       PORTE ; Initialize PORTE by
               ; clearing output
              ; data latches
CLRF
       LATE ; Alternate method
               ; to clear output
              ; data latches
       OAh ; Configure A/D
MOVI.W
       ADCON1 ; for digital inputs
MOVWF
MOVIW
       03h
              ; Value used to
               initialize data
              ; direction
MOVWF
       TRISE
              ; Set RE<0> as inputs
               ; RE<1> as inputs
               ; RE<2> as outputs
```

Bit Field Manipulation

Bit Field Manipulation in assembly

- Single bit manipulation
 - BCF f, b, a clear bit b of register f

ex: BCF LATB, 0, 0 // will clear LATB bit 0

BSF f, b, a - set bit b of register f

ex: BSF TRISA, 5, 0 // will set TRISA bit 5

o **BTG f, b, a - toggle bit** b of register f

ex: BTG LATC, 3, 0 // will toggle LATC bit 3

Bit Field Manipulation in assembly

Multiple bits manipulation

```
Let WREG = 0x56 (0101 0110), TRISA = 0xA4 (1010 0100)
```

Clear bits: use ANDWF operation

```
ex: ANDWF TRISA, 1 // WREG = 0x56, TRISA = 0x04 (0000 0100)
```

Set bits: use IORWF operation

```
ex. IORWF TRISA, 0 // WREG = 0xF6 (1111 0110), TRISA = 0xA4
```

Toggle bits: use XORWF operation

```
ex. XORWF TRISA, 1 // WREG = 0x56, TRISA = 0xF2 (1111 0010)
```

BCF

BCF	Bit Clear	Bit Clear f			Words:		1	
Syntax:	BCF f, b	(,a)			Cycles:		1	
Operands:		a ∈ [0,1]				tivity: Q1 code	Q2 Read	
Operation:	0 → f 	0 → f 				11. (1)	register	
Status Affected:	None							
Encoding:	1001	bbba	ffff	ffff	Example:		BCF	
Description:	Bit 'b' in re If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enal in Indexed mode whe Section 2a Bit-Orient Literal Off	the Acces the BSR i (default). and the ex oled, this i Literal Of enever f ≤ 4.2.3 "By ted Instru	ss Bank is is used to extended in instruction ffset Addre 95 (5Fh). te-Oriento	struction operates essing See ed and Indexed	F After Ir	Instruction	EG = on	

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

FLAG_REG, 7, 0

C7h

47h

BSF

BSF	Bit Set f	Words:	1		
Syntax:	BSF f, b {,a}	Cycles:	1		
Operands:	$0 \le f \le 255$ $0 \le b \le 7$	Q Cycle Activity: Q1	Q2	Q3	
Operation:	$a \in [0,1]$ $1 \to f < b >$	Decode	Read register 'f'	Process Data	reg
Status Affected:	None				
Encoding:	1000 bbba ffff ffff	Example:	BSF F	FLAG_REG, 7	, 1
Description:	Bit 'b' in register 'f' is set. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the	Before Instru FLAG_F After Instruct FLAG_F	REG = 0A ion		
	GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	TLAG_I	VEG - 0,4		

Q4 Write register 'f'

BTG

BTG	Bit Togg	le f	Words:			
Syntax:	BTG f, b {	,a}	Cycles:			
Operands:	$0 \le f \le 25$ $0 \le b < 7$ $a \in [0,1]$				Q Cycle Activi	
Operation:	$(f < b >) \rightarrow$	f 	Decode	9		
Status Affected:	None				1	
Encoding:	0111	bbba	ffff	ffff	Example:	
Description:	inverted. If 'a' is '0', If 'a' is '1', GPR band If 'a' is '0' set is ena in Indexed mode whe Section 2 Bit-Orien	the Acces the BSR i (default). and the ex bled, this i d Literal Of enever f < 1 4.2.3 "By ted Instru ffset Mode	ss Bank is s used to s attended instruction ffset Addre 95 (5Fh). S te-Oriente ctions in	selected. select the struction operates essing See ed and Indexed	After Instr	TC :

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

PORTC, 4, 0 BTG

tion:

0111 0101 [75h]

n:

0110 0101 **[65h]**

ANDWF

ANDWF	AND W with f	Words:	1		
Syntax:	ANDWF f {,d {,a}}	Cycles:	1		
Operands:	$0 \le f \le 255$	Q Cycle Activity:			
	d ∈ [0,1]	Q1	Q2	Q3	Q4
	a ∈ [0,1]	Decode	Read	Process	Write to
Operation:	(W) .AND. (f) \rightarrow dest	2007 700 400	register 'f'	Data	destination
Status Affected:	N, Z				
Encoding:	0001 01da ffff ffff	Example:	ANDWF	REG, 0, 0	
Description:	The contents of W are ANDed with	Before Instru	ction		
	register 'f'. If 'd' is '0', the result is stored	W	= 17h		
	in W. If 'd' is '1', the result is stored back	REG	= C2h		
	in register 'f' (default).	After Instruct	ion		
	If 'a' is '0', the Access Bank is selected.	W	= 02h		
	If 'a' is '1', the BSR is used to select the	REG	= C2h		
	GPR bank (default). If 'a' is '0' and the extended instruction				
	set is enabled, this instruction operates				
	in Indexed Literal Offset Addressing				
	mode whenever f ≤ 95 (5Fh). See				

IORWF

IORWF	Inclusive OR W with f					
Syntax:	IORWF	f {,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5				
Operation:	(W) .OR. ($(f) \rightarrow dest$				
Status Affected:	N, Z					
Encoding:	0001	00da	ffff	ffff		
Description:	Inclusive ('0', the result (default). If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' set is enal in Indexed mode whe	the Acces the BSR is (default). and the expled, this is deferred Of	sed in W. It back in regarded in the sed to see the sed to sed to set the sed to set the sed to sed to sed the	f 'd' is '1', gister 'f' selected. select the struction operates essing See		

Words:

Cycles: 1

Q Cycle Activity:

.06	Q1	Q2	Q3	Q4
	Decode	Read	Process	Write to
		register 'f'	Data	destination

Example: IORWF RESULT, 0, 1

Before Instruction

RESULT = 13h

W = 91h

After Instruction

RESULT = 13h

W = 93h

XORWF

XORWF	Exclusive OR W with f	Words:	1		
Syntax:	XORWF f {,d {,a}}	Cycles:	1		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	Q Cycle Activity:	Q2	Q3	Q4
Operation:	(W) .XOR. (f) \rightarrow dest	Decode	Read register 'f'	Process Data	Write to destination
Status Affected:	N, Z		-	•	•
Encoding:	0001 10da ffff ffff	Example:	XORWF	REG, 1, 0	
Description:	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See	Before Instr REG W After Instruc REG W	= AFh = B5h		

Bit Field Manipulation in C

 The processor-specific header file includes a structure definition that allows the user to access individual bits of a register.

Example

```
    PORTBbits.RB0 = 1;  // pull PORTB bit 0 to high
    LATBbits.LATB0 = 0;  // pull LATB bit 0 to low
    TRISBbits.TRISB0 = 0;  // pull TRISB bit 0 to low
    STATUSbits.C = 0;  // clear the C flag to 0
```

