Lab 6 Report: Live-Time Audio Visualizer

Hunter North and Peter Zhong

EE 371

Jun 2, 2021

Procedure

Lab 6 asked us to implement a project of our own with at least one input device and at least one output device. After some discussion between the group members, we decided to implement a live-time audio visualiser on FPGA. This visualizer takes an mp3 audio file as input, and outputs the average amplitude of the audio as colored bars with different heights moving across the VGA display.

Here are some module-by-module specifications of our live-time audio visualizer project:

• The width of the bars are fixed to 29 pixels with 2-pixel gaps (see "DE1 SoC.sv").




Figure 1. DE1_SoC Block Diagram. Image showing the correct input and output signals required to drive the top-level module.

• The heights of the bars are the average amplitude of the audio scaled down linearly to fit the 480 vertical pixels on the VGA display (see "height_picker.sv").




Figure 2. height_picker Block Diagram. Image showing the correct input and output signals required to drive the height_picker module.

• The RGB values of the colors of the bars are respectively determined by the first 8 bits, second 8 bits, and third 8 bits of the average amplitude of the audio (see "color picker.sv").




Figure 3. color_picker Block Diagram. Image showing the correct input and output signals required to drive the color_picker module.

• The RGB values and the heights of the bars are synchronously updated to the top-level module with a bar drawer module (see "bar_drawer.sv").




Figure 4 bar_drawer Block Diagram. Image showing the correct input and output signals required to drive the bar_drawer module.

• The updating frequency of the average amplitude of the bar and the number of samples to take the average amplitude of is determined by the parameter UPDATE_FREQ in the audio averaging module. The average values of the samples are shifted across the bars through a shift register implemented with an always_ff block (see "audio_averaging_shifting.sv").




Figure 5. audio_averaging_shift Block Diagram. Image showing the correct input and output signals required to drive the audio_averaging_shift module.




Figure 6. ASMD chart for the control signals in the audio_averaging_shift module

Lastly, we went about wiring up all of these modules together. We created the audio averaging shift module and wired each output to its own bar_drawer module. Each bar_drawer module holds a color and height picker which decide the characteristics of the audio bar. The desired information is utilized by the video driver to paint an image on the VGA monitor.




Figure 7. System Structure. Diagram that shows how all the individual modules are wired together in order to build the Live Time Audio Visualizer.

Results

height picker.sv

This waveform below (Figure 8) shows the successful testing of the height_picker module. In order to test the functionality of the height_picker module, we picked three random 24-bit numbers and passed them into the module. As can be seen from the waveform below, the height_picker module successfully scaled the 24-bit numbers down to a number between 0 and 480.



Figure 8. height_picker testbench. Testbench that is run to confirm that the height_picker module is functioning correctly.

color picker.sv

This waveform below (Figure 9) shows the successful testing of the color_picker module. In order to test the functionality of the color_picker module, we picked three random 24-bit numbers to be the average amplitude of audio, and passed them into the module. As can be seen from the waveform below, the color_picker module successfully determined the RGB values of the colors of the bars through the first, second and third 8 bits of the 24-bit numbers.

I — → amp	00000000111100	(1111111111111000000010000	0000111	1111000100010001	(0000000011110000	11010100
I → b Out	11110000	11110000	(1111000)		11110000	
IIIIIIIIIIIII	11010100	(00010000	(0001000		11010100	
IIIIIIIIIIIII	00000000	11111111	0000111		(00000000	

Figure 9. color_picker testbench. Testbench that is run to confirm that the color_picker module is functioning correctly.

bar drawer.sv

This waveform below (Figure 10) shows the successful testing of the bar_drawer module. In order to test the functionality of the bar_drawer module, we tested a medium sized amplitude of 8 million. We began by resetting the module, and passed the amplitude value into the module. We also tested the case when the VGA driver is drawing pixels that are outside of the height of the current bar. As can be seen from the waveform below, the bar_drawer module returns the correct color when the currently drawn pixel is within the height of the bar, and returns all zeros when the pixel is out of range to draw black.



Figure 10. bar_drawer testbench. Testbench that is run to confirm that the color_picker module is functioning correctly.

audio averaging shift.sv

This waveform below (Figure 11) shows the successful testing of the audio_averaging_shift module. In order to test the functionality of the audio_averaging_shift module, we set the dut's updating frequency to once every 5 clock cycles, and passed a sequence of random input amplitude values into the module. As can be seen from the waveform below, the module successfully computes the average value of the previous amplitudes and updates the most recent average value before shifting it into the shift registers used to support the bar_drawers modules




Figure 11. Waveform generated by Appendix 1.E that demonstrates a successful test of the audio_averaging_shift module.

Appendix

1.A - DE1 SoC.sv

```
Hunter North and Peter Zhong
05/26/2021
EE 371
Lab 6
                  Top level module which will create the live time audio visualizer

Parameters required:

HEX - 7 bit structures representing hex displays on the DE1_SOC

KEY - 4 different signals representing the press on a key button on a DE1_SOC

LEDR - 10 different signals representing the LEDs on DE1_SOC

SW - 10 different signals representing the switches on the DE1_SOC

CLOCK_50 - 50 Mhz clock signal

VGA drivers - A set of drivers used to make the VGA function

Audio drivers - A set of drivers used to make the audio function
8 90 1112 134 156 178 190 222 34 256 278 290 332 334 536 378 390 442 444 446
               // DE1_SoC hardware
output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [9:0] LEDR;
input logic [3:0] KEY;
input logic [9:0] SW;
                  // DEL_SOC drivers for VGA input CLOCK_50, CLOCK2_50; output [7:0] VGA_R; output [7:0] VGA_G; output [7:0] VGA_B; output VGA_BLANK_N; output VGA_CLK; output VGA_LCLK; output VGA_SYNC_N; output VGA_SYNC_N; output VGA_SYNC_N; output VGA_VS;
                   // I2C Audio/Video config interface
output FPGA_I2C_SCLK;
inout FPGA_I2C_SDAT;
// Audio CODEC
                   output AUD_XCK;
input AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
input AUD_ADCDAT;
output AUD_DACDAT;
// Make system resetable with key0
logic reset;
assign reset = ~KEY[0];
                  // Instantiate vga driver module
logic [9:0] x;
logic [8:0] y;
logic [7:0] r, g, b;
video_driver #(.WIDTH(640), .HEIGHT(480))
v1 (.CLOCK_50, .reset, x, .y, .r, .g, .b, .VGA_R, .VGA_G, .VGA_B, .VGA_BLANK_N, .VGA_CLK, .VGA_HS, .VGA_SYNC_N, .VGA_VS);
                   // Logic units to drive audio modules
logic read_ready, write_ready, read, write;
logic signed [23:0] readdata_left, readdata_right;
logic signed [23:0] writedata_left, writedata_right;
logic signed [23:0] noisy_left, noisy_right;
                   // Outputs the input audio
assign writedata_left = readdata_left;
assign writedata_right = readdata_right;
// Only read or write when both are possible
assign read = read_ready & write_ready;
assign write = read_ready & write_ready;
                   // Instantiate audio segement averaging to be shifted into bar modules
logic [23:0] amps [0:19];
audio_averaging_shift #(3) aas (.clk(CLOCK_50), .rst(reset), .amps, .rL(readdata_left), .rR(readdata_right));
                   // Create 20 different bars to visually represent audio
logic [7:0] r1, g1, b1;
bar_drawer bar_1 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[0]), .rout(r1), .gout(g1), .bout(b1));
```

```
90
91
92
93
94
95
96
97
78
99
100
101
103
104
1103
1114
1112
113
114
115
119
122
123
124
125
127
128
129
131
131
131
133
134
             logic [7:0] r3, g3, b3;
bar_drawer bar_3 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[2]), .rout(r3), .gout(g3), .bout(b3));
             logic [7:0] r5, g5, b5;
bar_drawer bar_5 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[4]), .rout(r5), .gout(g5), .bout(b5));
             logic [7:0] r6, g6, b6;
bar_drawer bar_6 (.c1k(CLOCK_50), .rst(reset), .x, .y, .amp(amps[5]), .rout(r6), .gout(g6), .bout(b6));
             logic [7:0] r7, g7, b7;
bar_drawer bar_7 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[6]), .rout(r7), .gout(g7), .bout(b7));
             logic [7:0] r8, g8, b8;
bar_drawer bar_8 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[7]), .rout(r8), .gout(g8), .bout(b8));
             logic [7:0] r9, g9, b9;
bar_drawer bar_9 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[8]), .rout(r9), .gout(g9), .bout(b9));
             logic [7:0] r10, g10, b10;
bar_drawer bar_10 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[9]), .rout(r10), .gout(g10), .bout(b10));
             logic [7:0] r11, g11, b11;
bar_drawer bar_11 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[10]), .rout(r11), .gout(g11), .bout(b11));
             logic [7:0] r12, g12, b12;
bar_drawer bar_12 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[11]), .rout(r12), .gout(g12), .bout(b12));
             logic [7:0] r13, g13, b13;
bar_drawer bar_13 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[12]), .rout(r13), .gout(g13), .bout(b13));
             logic [7:0] r14, g14, b14;
bar_drawer bar_14 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[13]), .rout(r14), .gout(g14), .bout(b14));
             logic [7:0] r15, g15, b15;
bar_drawer bar_15 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[14]), .rout(r15), .gout(g15), .bout(b15));
             logic [7:0] r16, g16, b16;
bar_drawer bar_16 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[15]), .rout(r16), .gout(g16), .bout(b16));
             logic [7:0] r17, g17, b17;
bar_drawer bar_17 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[16]), .rout(r17), .gout(g17), .bout(b17));
              logic [7:0] r18, g18, b18;
bar_drawer bar_18 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[17]), .rout(r18), .gout(g18), .bout(b18));
136
137
138
140
141
142
144
145
146
147
148
149
150
151
152
153
156
157
158
              logic [7:0] r19, g19, b19;
bar_drawer bar_19 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[18]), .rout(r19), .gout(g19), .bout(b19));
              logic [7:0] r20, g20, b20;
bar_drawer bar_20 (.clk(CLOCK_50), .rst(reset), .x, .y, .amp(amps[19]), .rout(r20), .gout(g20), .bout(b20));
              // Draw to the VGA
always_ff @(posedge CLOCK_50) begin
if (x > 0 && x < 31) begin
r <= r1;
g <= g1;
b <= b1;
end else if (x > 32 && x < 63) begin
r <= r2;
                   r <= r2;
g <= g2;
b <= b2;
end else if (x > 64 && x < 95) begin
r <= r3;
                   r <= r3;
g <= g3;
b <= b3;
end else if (x > 96 && x < 127) begin
r <= r4;
g <= g4;
b <= b4;
end else if (x > 128 && x < 159) begin
r <= r5;
160
161
162
163
164
165
166
167
168
169
                   r <= rs;
g <= g5;
b <= b5;
end else if (x > 160 && x < 191) begin
r <= r6;</pre>
                        g <= g6;
b <= b6;
                   g <= g6;
b <= b6;
end else if (x > 192 && x < 223) begin
r <= r7;
g <= g7;
b <= b7;
end else if (x > 224 && x < 255) begin
r <= r8;
170
171
172
173
174
175
176
177
178
                   g <= g8;
b <= b8;
end else if (x > 256 && x < 287) begin
179
```

1.B - height picker.sv

```
Hunter North and Peter Zhong 05/26/2021
 1
2
3
4
5
           EE 371
           Lab 6
      //
// Module that will
// Parameters Used:
 6
7
8
9
           Module that will output the correct height based off an audio segment
                          - Amplitude of sound to be visually represented by bar - Decided height of bar
               amp
               height
      module height_picker(amp, height);
input logic [23:0] amp;
                                                     // Dimension might need to be adjusted
           output logic [8:0] height;
           // Scale amp by 480
integer scaled_amp;
assign scaled_amp = amp * 23'h0111E0;
           // Divide amp down by max of 24 bit number
logic [23:0] shrunk_amp;
assign shrunk_amp = scaled_amp / 24'hffffff;
           // Assign final height
assign height = 480 - shrunk_amp;
       endmodule
       // Module to test the height_picker module
       module height_picker_testbench();
           logic [23:0] amp;
logic [8:0] height;
                                              // Dimension might need to be adjusted
           height_picker dut (.*);
36
           initial begin
  amp <= 24'hbf155c; #10;
  amp <= 24'he4835d; #10;
  amp <= 24'h009ed0; #10;</pre>
37
     38
39
40
41
42
           end
      endmodule
```

1.C - color_picker.sv

```
// Hunter North and Peter Zhong
// 05/26/2021
// EE 371
// Lab 6
//
// Module that will output +1
// Parameters Used:
// amp
  2 3
 456789
              Module that will output the correct color based off of audio segment
                                  - Amplitude of sound to be visually represented by bar
- Amount of red coloring in output color
- Amount of green coloring in output color
- Amount of blue coloring in output color
                   rout
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
                   gOut
bOut
         module color_picker(amp, rOut, gOut, bOut);
              input logic [23:0] amp;
                                                                  // Dimension might need to be adjusted
              output logic [7:0] rOut, gOut, bOut;
             assign rOut = amp[23:16];
assign bOut = amp[15:8];
assign gOut = amp[7:0];
         endmodule
         // Module to test the color_picker module
         module color_picker_testbench();
              logic [23:0] amp; // Di
logic [7:0] rout, gout, bout;
                                                          // Dimension might need to be adjusted
              color_picker dut (.*);
              initial begin
  amp <= 24'hfff010; #10;
  amp <= 24'h0ff111; #10;
  amp <= 24'h00f0d4; #10;</pre>
33
34
35
36
37
              end
        endmodule
```

1.D - bar drawer.sv

```
Hunter North and Peter Zhong 05/26/2021
 2
             EE 371
 4
             Lab 6
 6
             Module that will draw a bar on the screen based on an audio segment
             Parameters Used:
 8
9
                                 - Clock to coordinate timing in module
- Signal to reset bar to all black
- X component of location that is being drawn to
- Y component of location that is being drawn to
- Amplitude of sound to be visually represented by bar
                 c1k
                  rst
10
                  X
11
12
13
                  amp
                  rout
                                 - Red coloring in bar
                                 - Green coloring in bar
- Blue coloring in bar
14
                  g0ut
15
                  боut
16
17
18
        module bar_drawer (clk, rst, x, y, amp, rout, gout, bout);
             input logic input logic
                                                 clk;
19
20
21
22
23
24
25
26
27
28
29
30
                                                 rst;
             input logic [9:0]
input logic [8:0]
input logic [23:0]
                                                 x;
                                                 у;
                                                                     // Dimension might need to be adjusted
                                                 amp;
             output logic [7:0]
                                              rOut, gOut, bOut;
             /****Determine Height of Bar******/
logic [8:0] height;
height_picker hp (.*);
             /****Determine Color of Bar*******/
logic [7:0] rBar, gBar, bBar;
color_picker cp (.amp, .rOut(rBar), .gOut(gBar), .bOut(bBar));
31
32
33
34
35
             /****Draw to Board **********/
always_ff @(posedge clk) begin
36
     // Black when resetting if (rst) begin
37
38
39
40
     gout <= '0;
bout <= '0;
// Black if outisde the determined bar height
end else if (y < height) begin
rout <= '0;
gout <= '0;</pre>
                       rOut <=
41
42
43
44
45
                       gOut <=
46
47
48
49
50
                        bout <= '0
                  // Draw bar calculated colors if inside bar height
                  end else if (y >= height) begin
                       rOut <= rBar;
                       gOut <= gBar;
bOut <= bBar;</pre>
51
52
53
             end
54
       endmodule
```

```
56
57
      // Module to test the bar_drawer module
      module bar_drawer_testbench ();
58
59
         // Inputs to drive dut
logic clk;
60
61
62
          logic
                        rst;
         logic [9:0] x;
logic [8:0] y;
logic [23:0] amp;
63
64
                                       // Dimension might need to be adjusted
65
         // Outputs for dut
logic [7:0] rOut, gOut, bOut;
66
67
68
70
71
72
73
74
75
76
77
78
79
80
          // Simulated clock for testing
         parameter clock_period = 100;
         initial begin
            c1k <= 0;
             forever #(clock_period / 2) clk <= ~clk;</pre>
         // Instantiate module for testing
bar_drawer dut (.*);
         // Test dut initial begin
81
             // Set defaults
82
             rst <= 0; x <= 0; y <= 0; amp <= 0;
                                                                  @(posedge clk);
83
84
             // Reset system
85
             rst <= 1;
                                                          repeat(1)@(posedge clk);
86
87
             // Undo reset
88
             rst <= 0;
                                                          repeat(1)@(posedge clk);
89
90
             // Test large (250) amp
// inside bar...
91
92
93
             y <= 400; amp <= // Outside bar...
                           amp <= 8000000;
                                                          repeat(2)@(posedge clk);
94
             y <= 100;
                                                          repeat(2)@(posedge clk);
95
96
             $stop;
97
         end
98
    endmodule
```

1.E - audio_averaging_shift.sv

```
50
51
52
53
54
55
56
57
58
59
                                                                 // audio averaging, update average
logic [23:0] curr_avg, avg;
integer samples; // number of samples to average for every update operation
// assign samples = 48000 / UPDATE_FREQ; // 48k samples per second
// for testbench
assign samples = 50000000 / UPDATE_FREQ;
                                                                  always_ff @(posedge clk) begin
  if (rst) begin
       60
                                                                                                                  curr_avg <= 0;
avg <= 0;
       61
      end
                                                                                         end
else if (update_avg) begin
  avg <= curr_avg;
  curr_avg <= (rL / samples) + (rR / samples);</pre>
                                  ė
                                                                                           else
                                                                                                                   curr_avg <= curr_avg + (rL / samples) + (rR / samples);</pre>
                                                                     end
                                                                  // shift registers w/ count, update frequency 0.2s
always_ff @(posedge clk) begin
   if (rst) begin
    amps <= '{default: '0};
and the country of the 
                                                                                           end
                                                                                         end
else if (shift_enable) begin
amps[19] <= amps[18];
amps[18] <= amps[17];
amps[17] <= amps[16];
                                                                                                              amps [16] <= amps [15] amps [15] <= amps [14] amps [14] <= amps [12] amps [13] <= amps [12] amps [12] <= amps [10] <= amps [10] <= amps [10] <= amps [8]; amps [9] <= amps [8]; amps [8] <= amps [6]; amps [6] <= amps [6]; amps [6] <= amps [5]; amps [6] <= amps [4]; amps [4] <= amps [4]; amps [4] <= amps [2]; amps [3] <= amps [2]; amps [3] <= amps [1]; amps [0] <= avg; dd
                                                                                                                                                                                      <= amps[15]
<= amps[14]
<= amps[13]
<= amps[12]
<= amps[11]
                                                                                                                   amps
       99
 100
                                                                                           end
 101
                                                                     end
 102
                                       endmodule
103
```

```
// Module to test the audio_averaging_shift module
module audio_averaging_shift_testbench();
  logic clk, rst;
  logic [23:0] rL, rR;
  logic [23:0] amps [0:19];
106
107
108
// shifting once every 2 cycles
audio_averaging_shift #(10000000) dut(.*);
                                        // Setting up a simulated clock.
parameter CLOCK_PERIOD = 100;
initial begin
    clk <= 0;
    forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock</pre>
                                     initial begin
  rst <= 1; rL <= 0; rR <= 0; repeat(5) @(posedge clk);
  rst <= 0; rL <= 50; rR <= 50; @(posedge clk);
        rL <= 100; rR <= 100; @(posedge clk);
        rL <= 150; rR <= 150; @(posedge clk);
        rL <= 200; rR <= 200; @(posedge clk);
        rL <= 250; rR <= 250; @(posedge clk);
        rL <= 250; rR <= 250; @(posedge clk);
        rL <= 300; rR <= 300; @(posedge clk);
        rL <= 300; rR <= 300; @(posedge clk);</pre>
                     rL <= 50; rR <= 50; @(posedge clk);
rL <= 100; rR <= 100; @(posedge clk);
rL <= 150; rR <= 150; @(posedge clk);
rL <= 200; rR <= 200; @(posedge clk);
rL <= 250; rR <= 250; @(posedge clk);
rL <= 300; rR <= 300; @(posedge clk);
                                                                                                 rL <= 50; rR <= 50; @(posedge clk);
rL <= 100; rR <= 100; @(posedge clk);
rL <= 150; rR <= 150; @(posedge clk);
rL <= 200; rR <= 200; @(posedge clk);
rL <= 250; rR <= 250; @(posedge clk);
rL <= 300; rR <= 300; @(posedge clk);
                                                                                                 rL <= 50; rR <= 50; @(posedge clk);
rL <= 100; rR <= 100; @(posedge clk);
rL <= 150; rR <= 150; @(posedge clk);
rL <= 200; rR <= 200; @(posedge clk);
rL <= 250; rR <= 250; @(posedge clk);
rL <= 300; rR <= 300; @(posedge clk);
                                                                                                 rL <= 50; rR <= 50; @(posedge clk);
rL <= 100; rR <= 100; @(posedge clk);
rL <= 150; rR <= 150; @(posedge clk);
rL <= 200; rR <= 200; @(posedge clk);
rL <= 250; rR <= 250; @(posedge clk);
rL <= 300; rR <= 300; @(posedge clk);
158
158
159
160
161
162
163
164
                                                                                                       rL <= 50; rR <= 50; @(posedge clk);
rL <= 100; rR <= 100; @(posedge clk);
rL <= 150; rR <= 150; @(posedge clk);
rL <= 200; rR <= 200; @(posedge clk);
rL <= 250; rR <= 250; @(posedge clk);
rL <= 300; rR <= 300; @(posedge clk);
  165
                                           end
 166
                        endmodule
```