

Bridging Cross-Domain Communication in Asynchronous and Synchronous Digital Systems

Captone Design Project - Final Presentation

Supervised by: Professor Julius Georgiou

Petros Petrou

Undergraduate Student

Department of Electrical and Computer Engineering

INTRODUCTION

The Thesis:

- Investigates the communication dynamics between synchronous and asynchronous digital circuits to enhance interoperability and efficiency.

Highlights the asynchronous system technology, including:

- Flexibility in timing and data handling
- Advantages in performance and efficiency
- Advanced communication protocols
- Comparative analysis with synchronous systems to showcase benefits and differences

Showcases a communication system designed to:

- Effectively bridge synchronous and asynchronous elements
- Demonstrate the practical integration of both systems
- Provide a user-friendly environment
- Significantly improve overall system efficiency and reliability

Part I:

Foundational Concepts and Theoretical Background

SEMICONDUCTOR TECHNOLOGY

Merits

- Miniaturization
- Communication Revolution
- Industrial Automation
- Commercial Contribution

Impact on Circuit Design

- Design for Manufacturability
- Use of Advanced Modeling Tools
- Focus on System-Level Integration
- Enhanced Reliability and Testing

Challenges

- Fabrication Limitations
- Thermal Management
- Power Consumption
- Signal Integrity

New Trends

- 3D Integration
- Multi-layer PCBs
- Silicon Formulations
- Use of new materials

SYNCHRONOUS SYSTEMS

All the digital circuits in a synchronous system work under a unified clock that orchestrates the timing signals.

Advantages

- Predictability/Simplified Debugging
- Ease of Design

Synchronous Clock Domains

Challenges

- Clock Domain Crossing
- Metastability
- Jitter and Skew

Management

- Static Timing Analysis
- Asynchronous FIFOs
- Dynamic Frequency Scale
- Domain Separation
- Conservative Margins
- Regular Testing

ASYNCHRONOUS SYSTEMS

All the digital circuits in an asynchronous system work with the absence of a clock. Instead, their signals rely on handshake mechanisms and protocols

High Performance

By eliminating clock skew, they can operate more efficiently in average scenarios than the worst-case scenarios often considered in synchronous systems

Low Power Consumption

They use power more efficiently because they do not rely on the constant operation of a global clock.

Reduced Electromagnetic Interference


They have a more distributed noise spectrum rather than synchronous systems where nearly all energy is concentrated in narrow spectral bands around the clock frequency

Modularity



Channel-based transmit and receive discipline in an asynchronous design promotes modularity and enables easy plug-and-play connectivity between blocks.

ASYNCHRONOUS SYSTEMS

4-Phase Dual-Rail Protocol




| | d.t | d.f |
|-----------|-----|-----|
| Empty (E) | 0 | 0 |
| Valid "0" | 0 | 1 |
| Valid "1" | 1 | 0 |
| Not Used | 1 | 1 |



ASYNCHRONOUS SYSTEMS

Bundled-Data Protocols




HIGH-LEVEL LANGUAGES AND TOOLS IN ASYNCHRONOUS CIRCUITS

Communicating Sequential Processes

A hardware description language for modeling asynchronous circuits

Key Features include:

- Concurrent Processes
- Composition of Processes
- Synchronous Message Passing



Martin's Translation Process

A structured methodology for transforming high-level asynchronous circuits design to optimised hardware implementations

1. Process Decomposition
 - Decompose complex processes into simpler
2. Handshake Expansion
 - Translate actions into signal transitions

$$[C_{\text{req}}]; y := \text{data}; C_{\text{ack}} \uparrow; [\neg C_{\text{req}}]; C_{\text{ack}} \downarrow$$

3. Production Rule Expansion
 - Replace handshake expansions with conditional action to define the behaviour
4. Operator Reduction
 - Group rules into clusters

Proposed System for Asynchronous - Synchronous Communication

PROPOSED COMMUNICATION SYSTEM


Graphical User Interface



Specifications - Requirements

- User is able to send bit streams
- User is able to monitor the communication process

Embedded System



Specifications - Requirements

- Store the received bit streams
- Send the received bit streams to the asynchronous chip

Asynchronous Chip



Specifications - Requirements

- Able to receive the incoming streams
- Send ACK back for verification

Serial
Communication
→
UART Protocol

Handshake
Channel
→
4-phase dual-rail
protocol

Part II:

Comparative Technical Exploration and Hardware Selection

HARDWARE SELECTION

Why using a Bridge Hardware?

- It gives the ability for easier configuration.
- With the use of an embedded system as an intermediary, there is easier control of the voltage levels that are being sent and the shifting of them.

Embedded System Requirements

- Serial Connection Establishment
- Data Reception and Storing to the Non-Volatile Memory
- General Purposed Input/Output for the Communication Establishment with the Asynchronous Chip

The search focused on:


- Field Programmable Gate Arrays
- Microcontrollers

Comparison Metrics

- Features and Characteristics
- Advantages of each type
- Implementation Strategies

HARDWARE SELECTION


FPGA Selected Device



- Board Name: Blackboard
- Manufacturer: Real Digital
- Chip Model: Xilinx XC7007S
- ZYNQ
- Features: UART, 3 Pmod ports, Bluetooth
- Price: \$149.00

Challenges - Limitations: Lack of Bluetooth,
Need of GPIO Pmod, Need of Level Shifter Pmod

MCU Selected Device



- Board Name: ESP32-C6-DevKitM-1 - MCU
- Manufacturer: Espressif
- Chip Model: ESP32-C6
- Features: UART, Bluetooth, 32 pins GPIO, Output 3.3V
- Framework: ESP-IDF (Built on C)
- Price: €7 - €15 - Mouser

ENGINEERING OF THE SOFTWARE

Purpose of the System:

- Give the ability to the user to send data packets through a user-friendly environment to the bridge hardware and therefore to an Asynchronous chip.

Software Requirements:

Functional Requirements

- Add Input Data
- Start Sending Bits Function
- Data Packet Formation
- Serial Communication Establishment

Non-Functional Requirements

- User Friendly Operational Environment
- Terminal Integration
- Log Activity - History

ENGINEERING OF THE SOFTWARE

Software's Class Diagram



ENGINEERING OF THE SOFTWARE

Implementation Framework Selection

.NET MAUI

- Programming Language: C#
- Creator: Microsoft
- Community: Strong Documentation
- Performance: Native code compilation, resource management, optimised for async programming
- Usage: Suitable for Scalability

KIVY

- Programming Language: Python
- Creator: Independent Organisation
- Community: Weaker, early stage
- Performance: Python Interpretation Overhead, Not optimised resource usage
- Usage: Prototyping GUIs

Qt


- Programming Language: C++
- Creator: Qt Group
- Community: Strong Documentation
- Performance: High with emphasis on runtime performance
- Usage: Suitable for scalability

Part III:

Practical Implementation, Evaluation and Synthesis


BRIDGE HARDWARE IMPLEMENTATION

System Architecture





BRIDGE HARDWARE IMPLEMENTATION

System Controller




BRIDGE HARDWARE IMPLEMENTATION

4-Phase Dual-Rail Protocol Implementation



BRIDGE HARDWARE IMPLEMENTATION

Event Driven Mechanism for ACK



USER SOFTWARE IMPLEMENTATION

ChipStream

Asynchronous Chip Data Packet

Start Sequence

10101010101

| | | | |
|---------------------|-------------|-------|-------------|
| Fault Tolerant Bits | Enter value | DAC 5 | Enter value |
| X - Address | Enter value | DAC 4 | Enter value |
| Y - Address | Enter value | DAC 3 | Enter value |
| DAC 8 | Enter value | DAC 2 | Enter value |
| DAC 7 | Enter value | DAC 1 | Enter value |
| DAC 6 | Enter value | ACK | Enter value |

Start Sending Bits

Auto - Fill Sequence

Save Data to Non-Volatile Storage

Start Transferring Protocol

Enable Simulation Mode

Log Activity

python3 server_macbook.py - 78

SYSTEM TROUBLESHOOT

Improper Data Reception and Handling from Bridge Hardware

Correct Data Reception


- 3 Bits for Configuration Settings
- 128 Bits of Data

False Data Reception

- 131 Bits as a whole

[illegible]

Solution




Transitions:

- Transition from `AWAITING BOOL` to `AWAITING DATA` after processing 3 bytes of boolean values.
- Transition from `AWAITING DATA` to `AWAITING BOOL` after processing regular data bytes.

Note: Between each transition the UART Buffer cleans any leftover data

SYSTEM SETUP



SYSTEM DEMO

ChipStream

Asynchronous Chip Data Packet

Start Sequence

10101010101

Fault Tolerant Bits

Enter value

X - Address

Enter value

Y - Address

Enter value

DAC 8

Enter value

DAC 7

Enter value

DAC 6

Enter value

DAC 5

Enter value

DAC 4

Enter value

DAC 3

Enter value

DAC 2

Enter value

DAC 1

Enter value

ACK

Enter value

Start Sending Bits

Auto - Fill Sequence

Save Data to Non-Volatile Storage

Start Transferring Protocol


Enable Simulation Mode

Log Activity

petros@petross-mbp ~ %


PERFORMANCE EVALUATION

Latency GUI - MCU




Clock Period: 1 ns
Min Value: 22.301 ms
Max Value: 23.706 ms
Mean Value: 22.925 ms
Std. Deviation: 0.326 ms

Throughput GUI - MCU




Throughput = Data / Time
Min Value: 5526.03 bps
Max Value: 5874 bps
Mean Value: 5715.41 bps
Std. Deviation: 81.44 bps

Latency MCU - Asynchronous Chip



Clock Period: 1 μ s
Min Value: 1768.397 ms
Max Value: 1921.751 ms
Mean Value: 1790.476 ms
Std. Deviation: 43.274 ms

Throughput MCU - Asynchronous Chip



Throughput = Data / Time
Min Value: 66.61 bps
Max Value: 72.38 bps
Mean Value: 71.53 bps
Std. Deviation: 1.64 bps

Thank You!

Any Questions?

Petros Petrou
Undergraduate Student
Department of Electrical and Computer Engineering

CONTENTS

- Introduction

Part I: Foundational Concepts and Theoretical Background

- Evolution of Semiconductor Technology
- Synchronous versus Asynchronous Systems
- High Level Languages in Asynchronous Circuits

Part II: Comparative Technical Exploration and Hardware Selection

- Hardware Selection
- Communication Establishment
- Engineering of the Software

Part III: Practical Implementation, Evaluation and Synthesis


- Implementation, Debugging, Testing
- Performance Evaluation

SERIAL COMMUNICATION

Chosen communication Protocol: UART Protocol

| | UART Protocol | Other Protocols (SPI, I2C etc...) |
|--------------------------|--|---|
| Communication Type: | Asynchronous | Synchronous |
| Protocol Complexity | Simple, no need for a shared clock signal, minimal wiring (2 lines) | More complicated implementation across devices, more wiring lines |
| Device Compatibility | Wide variety of MCUs and FPGAs support UART natively | Still a lot of MCUs and FPGAs support those protocols, yet the complexity is higher |
| Data transfer management | Straightforward | Requires more management and knowledge |
| Ease of Use | Generally simpler to program and integrate, ideal for specific tasks and beginners | More complex, suitable for advanced users and complex applications. |

DATA PACKET FORMATION



Header Section

- Start Sequence (11)
- The Start Sequence is always initialised to the binary number(10101010101)₂.
- Fault-Tolerant bits (2)
- x-Address Bits (9)
- y-Address Bits (9)

Separation bits (2)


Null bits, always initialized as (00)₂

Payload Section

- dac8 - dac3 (8)
- dac2 - dac1 (9)
- ACK (3)
- Empty (2)



ENGINEERING OF THE SOFTWARE

Selected Software Development Model:



ENGINEERING OF THE SOFTWARE


Software Wireframe



ENGINEERING OF THE SOFTWARE

User's Configuration Settings

- Save Data to NVS
- Start Communication Protocol
- Enable Simulator



BRIDGE HARDWARE IMPLEMENTATION

UART Initialisation

