IEEE Standard for Information Technology—
Telecommunications and Information Exchange between Systems
Local and Metropolitan Area Networks—
Specific Requirements

Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications

IEEE Computer Society

Developed by the LAN/MAN Standards Committee

IEEE Std 802.11™-2020

(Revision of IEEE Std 802.11-2016)

19.3.11.6 BCC coding and puncturing

When BCC encoding is used, the encoder parser output sequences $\{x_i^0\}$, and $\{x_i^1\}$ where applicable, are each encoded by the rate 1/2 convolutional encoder defined in 17.3.5.6. After encoding, the encoded data shall be punctured by the method defined in 17.3.5.7 to achieve the rate selected by the MCS.

If rate 5/6 coding is selected, the puncturing scheme is defined in Figure 19-11.




Figure 19-11—Puncturing at rate 5/6

19.3.11.7 LDPC codes

19.3.11.7.1 Introduction

HT LDPC codes are described in 19.3.11.7.2 to 19.3.11.7.6. These codes are optionally used in the HT system as a high-performance error correcting code instead of the convolutional code (19.3.11.6). The LDPC encoder shall use the rate-dependent parameters in Table 19-27 to Table 19-41, with the exception of the N_{ES} parameter.

Support for LDPC codes is optional.

19.3.11.7.2 LDPC coding rates and codeword block lengths

The supported coding rates, information block lengths, and codeword block lengths are described in Table 19-15.

Table 19-15—LDPC parameters

Coding rate (R)	LDPC information block length (bits)	LDPC codeword block length (bits)
1/2	972	1944
1/2	648	1296
1/2	324	648
2/3	1296	1944
2/3	864	1296
2/3	432	648
3/4	1458	1944
3/4	972	1296
3/4	486	648
5/6	1620	1944
5/6	1080	1296
5/6	540	648

19.3.11.7.3 LDPC encoder

For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, $c=(i_0,i_1,...,i_{(k-1)})$, of size k, into a codeword, \mathbf{c} , of size n, $\mathbf{c}=(i_0,i_1,...,i_{(k-1)},p_0,p_1,...,p_{(n-k-1)})$, by adding n-k parity bits obtained so that $\mathbf{H}\times\mathbf{c}^T=\mathbf{0}$, where \mathbf{H} is an $(n-k)\times n$ parity-check matrix. The selection of the codeword block length (n) is achieved via the LDPC PPDU encoding process described in 19.3.11.7.5.

19.3.11.7.4 Parity-check matrices

Each of the parity-check matrices is partitioned into square subblocks (submatrices) of size $Z \times Z$. These submatrices are either cyclic-permutations of the identity matrix or null submatrices.

The cyclic-permutation matrix P_i is obtained from the $Z \times Z$ identity matrix by cyclically shifting the columns to the right by i elements. The matrix P_0 is the $Z \times Z$ identity matrix. Figure 19-12 illustrates examples (for a subblock size of 8×8) of cyclic-permutation matrices P_i .

Table F-1 displays the "matrix prototypes" of parity-check matrices for all four coding rates at block length n=648 bits. The integer i denotes the cyclic-permutation matrix P_i , as illustrated in Figure 19-12. Vacant entries of the table denote null (zero) submatrices.

Table F-2 displays the matrix prototypes of parity-check matrices for block length n=1296 bits, in the same fashion.

Table F-3 displays the matrix prototypes of parity-check matrices for block length n=1944 bits, in the same fashion.

IEEE Standard for Information Technology—Local and Metropolitan Area Networks—Specific Requirements
Part 11: Wireless LAN MAC and PHY Specifications

$$P_0 = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}, P_1 = \begin{bmatrix} 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}, P_5 = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}$$

Figure 19-12—Examples of cyclic-permutation matrices with Z=8

19.3.11.7.5 LDPC PPDU encoding process

To encode an LDPC PPDU, step a) to step g) shall be performed in sequence:

Compute the number of available bits, N_{avbits} , in the minimum number of OFDM symbols in which the Data field of the packet may fit.

$$N_{nld} = length \times 8 + 16 \tag{19-35}$$

$$N_{avbits} = N_{CBPS} \times m_{STBC} \times \left[\frac{N_{pld}}{N_{CBPS} \times R \times m_{STBC}} \right]$$
 (19-36)

where

 m_{STBC} is 2 if STBC is used and 1 otherwise

length is the value of the HT Length field in the HT-SIG field defined in Table 19-11

 N_{pld} is the number of bits in the PSDU and SERVICE field

b) Compute the integer number of LDPC codewords to be transmitted, N_{CW} , and the length of the codewords to be used, L_{LDPC} from Table 19-16.

Table 19-16—PPDU encoding parameters

Range of N _{avbits} (bits)	Number of LDPC codewords (N_{CW})	LDPC codeword length L_{LDPC} (bits)
$N_{avbits} \le 648$	1	1296, if $N_{avbits} \ge N_{pld} + 912 \times (1-R)$ 648, otherwise
$648 < N_{avbits} \le 1296$	1	1944, if $N_{avbits} \ge N_{pld} + 1464 \times (1-R)$ 1296, otherwise
$1296 < N_{avbits} \le 1944$	1	1944
$1944 < N_{avbits} \le 2592$	2	1944, if $N_{avbits} \ge N_{pld} + 2916 \times (1-R)$ 1296, otherwise
2592 < N _{avbits}	$\left\lceil \frac{N_{pld}}{1944 \cdot R} \right\rceil$	1944

Annex F

(normative)

HT LDPC matrix definitions

Table F-1 defines the matrix prototypes of the parity-check matrices for a codeword block length n = 648 bits, with a subblock size Z = 27 bits.

Table F-1—Matrix prototypes for codeword block length n = 648 bits, subblock size is Z = 27 bits

(a)	Codi	ing r	ate R	2 = 1	/2.																	
Ô	_	_	_	0	0	_	_	0	_	_	0	1	0	_		_	_	_	_	_	_	_
22	0	_	_	17	_	0	0	12	_	_	_	_	0	0		_	_	_	_	_	_	_
6	-	0	-	10	_	_	_	24	_	0	_	_	_	0	0 -	_	_	_	_	-	_	_
2	-	_	0	20	-	_	_	25	0	_	_	-	_	-	0 0	_	_	_	_	_	-	-
23	-	-	-	3	-	-	-	0	-	9	11	-	-	-	- 0	0	-	-	-	-	-	-
24	-	23	1	17	-	3	-	10	-	-	-	-	-	-		0	0	-	-	-	-	-
25	-	-	-	8	-	-	-	7	18	-	-	0	-	-		-	0	0	-	-	-	-
13	24	-	-	0	-	8	-	6	-	-	-	-	-	-		-	-	0	0	-	-	-
7	20	-	16	22	10	-	-	23		-	-	-	-	-		-	-	-	0	0	-	-
11	-	-	-	19	-	-	-	13	-	3	17	-	-	-		-	-	-	-	0	0	-
25	-	8	-	23	18	-	14	9		-	-	-	-	-		-	-	-	-	-	0	0
3	-	_	_	16	_	-	2	25	5	_	_	1	-	_		_	-	_	-	-	_	0
(b) Coding rate $R = 2/3$.																						
2.5	26	14	-	20	-	2	-	4	-	-	8	-	16	; –	18	3 1	0 -				-	
10	9	15	11	-	0	-	1	-	-	18	-	8	-	1	0 -	-	0	0 -			-	
16	2	20	26	21	-	6	-	1	26	-	7	-	-	-	-	-	-	0 0			-	
10	13	5	0	-	3	-	7	-	-	26	-	-	13	-	1	5 -		- 0	0 -		-	
23	14	24	-	12	-	19	-	17	_	-	-	20	-	2	1 -	0	-		0 () –	-	
6	22	9	20	-	25	-	17	-	8	-	14	-	18	-	-	-	-		- (0 0	-	
14	23	21	11	20	-	24	-	18		19	-	-	-	-		2 -	-			- 0	0	
17	11	11	20	_	21		26		3	_		18		2	6 -	1					0	
(c)	Codi	ing r	ate R	$\xi = 3$	/4.																	
16	17	22	24	9	3	14	-	4	2	7	-	26	_	2	-	21	-	-	1 0	-		
25	12	12	3	3	26	6	21	-	15	22	-	15	-	4	-	-	16	5	- 0	0		
25	18	26	16	22	23	9	-	0	-	4	-	4	-	8	23	11	-	-		0	0 -	· –
9	7	0	1	17	-	-	7	3	-	3	23	-	16	-	-	21	_	-	0 -	-	0 0) –
24	5	26	7	1	-	-	15	24	15	-	8	-	13	-	13	-	11			-	- C	0 (
2	2	19	14	24	1	15	19		21	-	2	_	24		3		2	2	1 -	_		- 0
(d)	Cod	ing r	ate F	R = 5	5/6.																	
17	13	8	21	9	3	18	12	10	0	4 1	5 1	9	2	5 3	10 2	6 1	9	13	13	1	0 -	
3	12	11	14	11	25	5	18	0	9	2 2	6 2	6 1	0 2	4			2.0	4	2	_	0 0) –
22	16	4	3	10	21	12	5	21	14	19	5	-	8	5	18 1	1	5	5	15	0	- 0	0 (
7	7	14	14	4	16	16	24	24	10	1	7 1	5	6 1	0 :	26	8 1	. 8	21	14	1		- 0

Table F-2 defines the matrix prototypes of the parity-check matrices for a codeword block length n = 1296 bits, with a subblock size Z = 54 bits.

Table F-2—Matrix prototypes for codeword block length n = 1296 bits, subblock size is Z = 54 bits

(-)	C - 1	:	-4- D) _ 1	/2																	
` ′	Coa	ıng r	ate F										_									
40	-	-	_	22	-	49	23	43	_	-	_	1	0			-	-	-	-	-	-	-
50	1	-	_	48	35	_	-	13	_	30	_	_	0	0 .		-	-	-	-	-	-	-
39	50	-	_	4	-	2	-	-	_	-	49	_	-	-	0 -	-	-	-	-	-	_	-
33	-	-	38	37	_	_	4	1	_	_	_	_	_	- (0 0	_	-	-	-	-	-	-
45	-	-	_	0	22	-	-	20	42	_	_	-	-	-	- 0	0	-	-	-	-	-	-
51	-	-	48	35	-	-	-	44	-	18	_	_	-	-		0	0	-	-	-	-	-
47	11	-	-	-	17	-	-	51	-	-	_	0	-			-	0	0	-	-	-	-
5	-	25	-	6	-	45	-	13	40	-	-	-	-			-	-	0	0	-	-	-
33	-	-	34	24	-	-	-	23	-	-	46	-	-			-	-	-	0	0	-	-
1	-	27	-	1	-	-	-	38	-	44	-	-	-			-	-	-	-	0	0	-
-	18	-	-	23	-	-	8	0	35	-	-	-	-			-	-	-	-	-	0	0
49	_	17	-	30	_	_	_	34	_	-	19	1	-	-		-	-	_	_	_	-	0
(b)	(b) Coding rate $R = 2/3$.																					
39	31	22	43	_	40	4	_	11	_	_	50	_	_	_	6	1	. 0	_		_		
25	52	41	2	6	_	14	_	34	_	_	_	24	_	37	_	_	- 0	0		_		
43	31	29	0	21	_	28	_	_	2	_	_	7	_	17	_	_		0	0 -	_		
20	33	48	_	4	13	_	26	_	_	22	_	_	46	42	_	_		_	0 0	_		
45	7	18	51	12	25	_	_	_	50	_	_	5	_	_	_	С) –	_	- 0	0		
35	40	32	16	5	_	_	18	_	_	43	51	_	32	_	_	_		_		0	0 -	
9	24	13	22	28	_	_	37	_	_	25	_	_	52	_	13	_		_		_	0 0	
32	22	4	21	16	_	_	_	27	28	_	38	_	-	_	8	1	_	_		_	- 0	
(c)	Cod	ina r	ate F	2 = 3	2/4																	
39	40	51	41	3	,, -1. 29	8	36	_	14		6	_	33	_	11		4		1 0			
48	21	47	9	48	35	51		38	14	28	-		- -	50	ΤŢ	50	-					_
30	39	28	42	50	39	51	- 17	38 -	- 6	∠8 -	- 18	34	20	50	- 15	5U -	40		- 0		0 -	
29	0	1	43	36	30	47		49	_	47	_	3	20	35	13	34	40		0 -	_	0 0) _
1	32	11	23	10	44	12	7	49	48	4 /	4	- -	9	-	- 17	J4 -	16		_	_	- 0	
13	32 7	15	23 47	23	16	47	_	43	48	- 29	4	- 52	9	2	Ι/	53	10		1	_	-	- 0
13	/	10	4/	23	ТΩ	4 /		43		<u> </u>		JZ				J 3		-	1 -	_		. U
(d)		_	ate F		5/6.																	
48	29	37	52	2	16	6	14	53	31 :	34	5 1	8 4	2 5	3 3	1 45	5 -	- 4	46	52	1	0 -	
17	4	30	7	43	11	24	6		21		9 1				7 15			19	-	-	0 0) –
7	2	51	31	46	23	16	11	53	40	10	7 4	6 5	3 3	3 3	5 -	- 25	5 3	35	38	0	- 0	0 (
19	48	41	1	10	7	36	47	5	29 !	52 5	52 3	1 1	0 2	:6	6 3	3 2	2	-	51	1		- 0

IEEE Standard for Information Technology—Local and Metropolitan Area Networks—Specific Requirements Part 11: Wireless LAN MAC and PHY Specifications

Table F-3 defines the matrix prototypes of the parity-check matrices for a codeword block length n = 1944 bits, with a subblock size Z = 81 bits.

Table F-3—Matrix prototypes for codeword block length n = 1944 bits, subblock size is Z = 81 bits

																						\neg
(a)	Codi	ing r	ate R	$\zeta = 1$	/2.																	
57	-	-	-	50	-	11	-	50	-	79	-	1	0	_		-	_	-	-	-	-	-
3	-	28	-	0	-	-	-	55	7	-	-	-	0	0		-	_	-	-	-	-	-
30	-	-	-	24	37	-	-	56	14	-	-	-	-	0	0 -	-	_	_	-	-	-	-
62	53	-	-	53	-	-	3	35	-	-	-	-	-	-	0 0) –	-	_	-	-	-	-
40	_	-	20	66	_	-	22	28	-	_	_	_	-	_	- 0	0	_	_	-	-	_	-
0	_	-	-	8	-	42	-	50	-	_	8	-	-	_		- 0	0	-	-	-	-	-
69	79	79	-	-	-	56	-	52	-	_	-	0	-	_		-	0	0	-	-	-	-
65	_	-	_	38	57	-	_	72	_	27	_	_	-	_		-	_	0	0	-	-	-
64	_	-	_	14	52	-	_	30	-	_	32	_	-	_		-	_	_	0	0	_	-
-	45	-	70	0	_	-	_	77	9	_	-	_	-	_		-	_	-	-	0	0	_
2	56	-	57	35	_	-	_	_	-	12	_	_	-	_		-	_	_	-	-	0	0
24	_	61	_	60	_	_	27	51	_	_	16	1	-	-		-	-	-	-	-	-	0
(b)	(b) Coding rate $R = 2/3$.																					
61	75	4	63	56	_	_	_	_	_	_	8	_	2	1	7 2	5	1 0					
56	74	77	20	_	_	_	64	24	4	67	_	7	_		_	_	- 0	0 -				
28	21	68	10	7	14	65	_	_	_	23	_	_	_	. 7	5	_		0	0 -			
48	38	43	78	76	_	_	_	_	5	36	_	15	72		_	_		_	0 0			
40	2	53	25	_	52	62	_	20	_	_	44	_	_		_	_	0 -		- 0	0 .		
69	23	64	10	22	_	21	_	_	-	_	_	68	23	2	9	_				0) –	
12	0	68	20	55	61	_	40	_	-	_	52	_	_		- 4	4				-	0 0	
58	8	34	64	78	_	_	11	78	24	_	_	-	-		- 5	8	1 -	_			- 0	
(c)	Codi	no r	ate R	2 = 3	/4																	
48	29	28	39	9	61	_	_	_	63	45	80	_	_	_	37	32	22	1	L O		_	_
4	49	42	48	11	30	_		_	49	17	41	37	15	_	54	J Z					_	
35	76	78	51	37	35	21	_	17	64	_	41	<i>-</i>	59	7	-	_	32			0 0		_
9	65	44	9	54	56	73	34	42	-	_	_	35	_	_	_	46	39	(- 0		_
3	62	7	80	68	26	-	80	55	_	36	_	26	_	9	_	72		_				0
26	75	33	21	69	26 59	3	38	_	_	3 to -	35	2 to _	- 62	9 36	- 26	12		_	- 1 -			0
	, ,																					
		_	ate F																			
13	48	80	66	4	74	7					50	- 4						23	-	1	0 -	-
69	63	74	56	64	77	57	65			51				8				54	27		0 0	-
51	15	0	80	24	25	42	54			71					58		29	-	53	0	- 0	-
16	29	36	41	44	56	59	37	50	24	- (55	4 6	5 5	52	-	4	-	73	52	1		0

Annex G

(informative)

LDPC direct encoding

The LDPC code is flexible in that it can accommodate various code rates as well as packet sizes.

The encoding of a packet at the transmitter generates parity-check bits $\mathbf{p}=(p_0, ..., p_{m-1})$ based on an information block $\mathbf{s}=(s_0, ..., s_{k-1})$, and transmits the parity-check bits along with the information block. Because the current symbol set to be encoded and transmitted is contained in the transmitted codeword, the information block is also known as systematic bits. The encoder receives the information block $\mathbf{s}=(s_0, ..., s_{k-1})$ and uses the matrix \mathbf{H}_{bm} to determine the parity-check bits. The expanded matrix \mathbf{H} is determined from the model matrix \mathbf{H}_{bm} . Since the expanded matrix \mathbf{H} is a binary matrix, encoding of a packet can be performed with vector or matrix operations conducted over $\mathbf{GF}(2)$.

One method of encoding is to determine a generator matrix **G** from **H** so that **G** $\mathbf{H}^T = \mathbf{0}$. A k-bit information block $\mathbf{s}_{1 \times k}$ can be encoded by the code generator matrix $\mathbf{G}_{k \times n}$ via the operation $\mathbf{x} = \mathbf{s} \mathbf{G}$ to become an n-bit codeword $\mathbf{x}_{1 \times n}$, with codeword $\mathbf{x} = [\mathbf{s} \mathbf{p}] = [s_0, s_1, ..., s_{k-1}, p_0, p_1, ..., p_{m-1}]$, where $p_0, ..., p_{m-1}$ are the parity-check bits; and $s_0, ..., s_{k-1}$ are the systematic bits.

Encoding an LDPC code from **G** can be quite complex. The LDPC codes are defined so that very low complexity encoding directly from **H** is possible.

The following informative subclauses show two such methods.

G.1 Method 1a

Encoding is the process of determining the parity sequence **p** given an information sequence **s**. To encode, the information block **s** is divided into $k_b = n_b - m_b$ groups of z bits. Let this grouped **s** be denoted **u**,

$$u = \left[u(0) \ u(1) \ \dots \ u(k_b - 1) \right],$$

where each element of \mathbf{u} is a column vector as follows:

$$u(i) = \left[S_{iz} S_{iz+1} \dots S_{(i+1)z-1} \right]^T$$

Using the model matrix \mathbf{H}_{bm} , the parity sequence \mathbf{p} is determined in groups of z. Let the grouped parity sequence \mathbf{p} be denoted \mathbf{v} ,

$$v = [v(0) \ v(1) \dots v(m_b - 1)],$$

where each element of \mathbf{v} is a column vector as follows:

$$v(i) = \begin{bmatrix} p_{iz} p_{iz+1} \dots p_{(i+1)z-1} \end{bmatrix}^T$$

Encoding proceeds in two steps, (1) initialization, which determines $\mathbf{v}(0)$, and (2) recursion, which determines $\mathbf{v}(i+1)$ from $\mathbf{v}(i)$, $0 \le i \le m_b - 2$.

An expression for $\mathbf{v}(0)$ can be derived by summing over the rows of \mathbf{H}_{hm} to obtain Equation (G.1).

$$P_{p(x,k_b)}v(0) = \sum_{j=0}^{k_b-1} \sum_{i=0}^{m_b-1} P_{p(i,j)}u(j)$$
(G.1)

where x, $1 \le x \le m_b - 2$, is the row index of \mathbf{h}_{bm} where the entry is nonnegative and unpaired, and \mathbf{P}_i represents the zxz identity matrix circularly right shifted by size i.

Equation (G.2) is solved for v(0) by multiplying by $P^{-1}_{p(x,k_b)}$, and $P^{-1}_{p(x,k_b)} = P_{z-p(x,k_b)}$ since $p(x,k_b)$ represents a circular shift.

Considering the structure of $\mathbf{H'}_{b2}$, the recursion can be derived as follows in Equation (G.2) and Equation (G.3).

$$v(1) = \sum_{j=0}^{k_b - 1} P_{p(i,j)} u(j) + P_{p(i,k_b)} v(0), i = 0,$$
(G.2)

$$v(i+1) = v(i) + \sum_{j=0}^{k_b - 1} P_{p(i,j)} u(j) + P_{p(i,k_b)} v(0), i = 1, ..., m_b - 2$$
(G.3)

where

$$P_{-1}\equiv 0_{z\times z}$$

Thus all parity bits not in v(0) are determined by evaluation Equation (G.3) for $0 \le i \le m_b - 2$. Equation (G.1), Equation (G.2), and Equation (G.3) completely describe the encoding algorithm. These equations also have a straightforward interpretation in terms of standard digital logic architectures. Since the nonzero elements p(i,j) of \mathbf{H}_{bm} represent circular shift sizes of a vector, all products of the form $\mathbf{P}_{p(i,j)}u(j)$ can be implemented by a size-z barrel shifter.

G.2 Method 1b

Equivalently, Method 1 can be implemented in a parallel fashion where almost all parity check parity bits are generated simultaneously. The initialization and the recursion steps of Method 1 become

a) Initialization. The parity check bit vector v(0) are computed by Equation (G.4).

$$P_{p(x,k_b)}v(0) = \sum_{j=0}^{k_b-1} \left(\sum_{q=0}^{m_b-1} P_{p(q,j)}\right) u(j)$$
(G.4)

b) Parallel computation. The parity check bit vectors $v(1) \sim v(m_b - 1)$ are concurrently computed by Equation (G.5).

$$v(i) = \sum_{j=0}^{k_b-1} \left(\sum_{q=i}^{m_b-1} P_{p(q,j)} \right) u(j) + \sum_{q=i}^{m_b-1} P_{p(q,k_b)} v(0) \ i = 1, ..., m_b-1$$
 (G.5)

The parallel encoding method may significantly reduced the latency at the expense of extra storage for the sum

$$\begin{pmatrix}
m_b - 1 \\
\sum_{q = i} P_{p(q, j)}
\end{pmatrix}$$

G.3 Method 2

For efficient encoding of LDPC, **H** are divided into the form of Equation (G.6).

$$H = \begin{bmatrix} A & B & T \\ C & D & E \end{bmatrix}$$
 (G.6)

where A is $(m-z) \times k\alpha$, B is $(m-z) \times z$, T is $(m-z) \times (m-z)$, C is $z \times k$, D is $z \times z$, and finally E is $z \times (m-z)$. $\begin{pmatrix} B \\ D \end{pmatrix}$ and \mathbf{D} correspond to the expanded \mathbf{h}_b and $\mathbf{h}_b(m_b-1)$, respectively.

Let $v = (u, p_1, p_2)$ where u denotes the systematic part, p_1 and p_2 combined denote the parity part, p_1 has length \mathbf{z} , and p_2 has length (m-z). The definition equation $(H \cdot v^t) = 0$ splits into two equations, as in Equation (G.7) and Equation (G.8).

$$Au^{T} + Bp_{1}^{T} + Tp_{2}^{T} = 0 ag{G.7}$$

and

$$(ET^{-1}A + C)u^{T} + (ET^{-1}B + D)p_{1}^{T} = 0$$
(G.8)

Define $\phi := (ET^{-1}B + D)$ and with the parity check matrix as indicated $\phi = I$. Then from Equation (G.8), it can be concluded that

$$P_1^T = (ET^{-1}A + C)u^T$$
 (G.9)

and

$$P_2^T = T^{-1}(Au^T + Bp_1^T)$$
 (G.10)

As a result, the encoding procedures and the corresponding operations can be summarized below and illustrated in Figure G-1.




Figure G-1—Block diagram of the encoder architecture for the block LDPC code

IEEE Std 802.16-2017 IEEE Standard for Air Interface for Broadband Wireless Access Systems

G.4 Encoding procedure

- Step 1) Compute Au^T and Cu^T
- Step 2) Compute $ET^{-1}(Au^{T})$
- Step 3) Compute p_1^T by $p_1^T = ET^{-1}(Au^T) + Cu^T$
- Step 4) Compute p_2^T by $Tp_2^T = Au^T + Bp_1^T$