

#### ICAT3170, SOC-FPGA

#### How to use DMA from Linux

Updated version

24.3.2020

## Why Linux?



- It has millions of apps ( = SW )
- It has POSIX programming interface
- It provides operating systems services: Dynamic memory allocation, processes, priorities, file system, TCP/IP, web server, SSH, FTP, ...
- Application development is fast
- It can be self hosted: vim + gcc + make
- It can be tailored to be very light and efficient (32 M memory footprint, 20 MB file system)


root@dma	koe-nfm:~# fr	ee				
	total	used	free	shared	buffers	cached
Mem:	1030364	32720	997644	15104	164	15104
-/+ buff	ers/cache:	17452	1012912			
Swap:	0	0	0			
root@dma	koe-nfm:~#					

- Why not?
  - It is not exactly real time
  - Virtual memory can make low level things complicated
  - The development system is more complicated
  - Linux knowledge is needed

#### Pipelined HW acceleration.

Vaasan yliopisto


- Efficient image processing accelerator can be implemented as a pipeline
- The DMA feeds data in the first end of the pipeline
- Another DMA channels takes the data back to the CPU after processing
- The pipeline does not fetch the data from RAM or write it it there
- It only processes the data
- Pipelines can be pipelined.




#### Communication through a DMA



- DMA is configured from the ARM processing system by control registers through the AXI Lite interface
- DMA reads and writes data to the DDR RAM using high performance (200 MB/s) AXI stream buses without bothering the processing system
- The DMA also reads and writes data to the accelerator component using similar AXI stream buses
- When tx and rx transmits are ready, the DMA sends an interrupt to the processing unit to inform that the task is finished. Therefore the ARM does not need to poll to check when the transfer is finished.





# **AXI-DMA** configurations





#### TX AXI DMA

Component Name axi_dma_0					
Enable Asynchronous Clo	cks (Auto)				
☐ Enable Scatter Gather Eng	gine				
☐ Enable Micro DMA					
☐ Enable Multi Channel Support					
Enable Control / Status Str	ream				
Width of Buffer Length Register (8-26) 26 © bits					
Address Width (32-64) 32 😵 bits					
✓ Enable Read Channel — Number of Channels	1 ~	Enable Write Channel  Number of Channels		~	
			1		
Memory Map Data Width	32 🗸	Memory Map Data Width	32	~	
Stream Data Width	32 😽	Stream Data Width	32	~	
Max Burst Size	16 ~	Max Burst Size	16	~	
☐ Allow Unaligned Transfers ☐ Allow Unaligned Transfers					
		Use Rxlength In Status Stream			
Enable Sing	gle AXI4 Data Interfac	е			

#### RX AXI DMA

Component Name axi_dma_1						
☐ Enable Asynchronous Clocks (Auto)						
Enable Scatter Gather Engine						
Enable Micro DMA						
Enable Multi Channel Support	Enable Multi Channel Support					
Enable Control / Status Stream						
Width of Buffer Length Register (8-26)	bits					
Address Width (32-64) 32	bits					
☐ Enable Read Channel ✓ Enable Write Channel						
	0	_				
Number of Channels	✓ Enable Write Channel  Number of Channels	1 ~				
	0	32 ∨				
Number of Channels 1	Number of Channels					
Number of Channels 1  Memory Map Data Width 32	Number of Channels  Auro Memory Map Data Width	32 ~				
Number of Channels  Memory Map Data Width  Stream Data Width  32  V	Number of Channels  Auro Memory Map Data Width  Auro Stream Data Width	32				
Number of Channels 1  Memory Map Data Width 32  Stream Data Width 32  Max Burst Size 16	Number of Channels  Auro Memory Map Data Width  Auro Stream Data Width  Max Burst Size	32				
Number of Channels 1  Memory Map Data Width 32  Stream Data Width 32  Max Burst Size 16	Number of Channels  Auro  Memory Map Data Width  Stream Data Width  Max Burst Size  Allow Unaligned Transfers	32				

#### Memory map



- The base address of the DMA control register is 0x4040\_0000
- AXI-DMAs have their own memory spaces in their buses, which can be either 64-bit or 32-bits, here they are 32 bits wide.

Diagram × Address Editor ×					
Q 🛈 🖨					
Cell	Slave Interface	Slave Segment	Offset Address	Range	High Address
→ ₱ processing_system7_0					
✓ Ⅲ Data (32 address bits: 0x40000000 [1G])					
∞ axi_dma_0	S_AXI_LITE	Reg	0x4040_0000	64K ▼	0x4040_FFFF
∞ axi_dma_1	S_AXI_LITE	Reg	0x4041_0000	64K ▼	0x4041_FFFF
√    ‡ axi_dma_0					
✓   ■ Data_MM2S (32 address bits : 4G)					
□ processing_system7_0	S_AXI_HP0	HP0_DDR_LOWOCM	0x0000_0000	1G *	0x3FFF_FFFF
<pre></pre>					
✓ Ⅲ Data_S2MM (32 address bits : 4G)					
□ processing_system7_0  □ processing_system7_0	S_AXI_HP0	HP0_DDR_LOWOCM	0x0000_0000	1G ▼	0x3FFF_FFFF

#### Registers

- The DMA registers from AXI\_DMA component documentation
- The addresses are relative to the base address, eg
  0x4040 0000
- The configuration of these register are handled by the board support package or by Linux


ble 2-5: Scatter / Gather Mode Register Address Map

Address Space Offset(1)	Name	Description		
00h	MM2S_DMACR	MM2S DMA Control register		
04h	MM2S_DMASR	MM2S DMA Status register		
08h	MM2S_CURDESC	MM2S Current Descriptor Pointer. Lower 32 bits of the address.		
0Ch	MM2S_CURDESC_MSB	MM2S Current Descriptor Pointer. Upper 32 bits of address.		
10h	MM2S_TAILDESC	MM2S Tail Descriptor Pointer. Lower 32 bits.		
14h	MM2S_TAILDESC_MSB	MM2S Tail Descriptor Pointer. Upper 32 bits of address.		
2Ch <sup>(2)</sup>	SG_CTL	Scatter/Gather User and Cache		
30h	S2MM_DMACR	S2MM DMA Control register		
34h	S2MM_DMASR	S2MM DMA Status register		
38h	S2MM_CURDESC	S2MM Current Descriptor Pointer. Lower 32 address bits		
3Ch	S2MM_CURDESC_MSB	S2MM Current Descriptor Pointer. Upper 32 address bits.		
40h	S2MM_TAILDESC	S2MM Tail Descriptor Pointer. Lower 32 address bits.		
44h	S2MM_TAILDESC_MSB	S2MM Tail Descriptor Pointer. Upper 32 address bits.		

)

## Compilation process






The system can be installed by copying the files in SD card, or programming them with JTAG. When the Linux is running, you can update new HW by programming new Bitstream directly from vivado. In this case the interface must not change, so that the same device tree

works.

#### Linux booting process in FPGA




- Before booting, all required components needs to be loaded into the FPGA board
- Especially there needs to be a bitstream before starting the bootloader
- The first stage bootloader starts embedded linux bootloader: U-Boot
- U-Boot loads the device tree and starts the linux kernel
- The kernel opens the compressed root file system image and starts the system by executing the init scripts from the root file system
- Finally it configures the network and starts and SSHserver, to allow login over TCP/IP
- Bitstream can be replaced after linux is booted, provided that it does not require changes in the device tree
- New software can be cross-compiled in the host computer and uploaded into the running system over SSH



#### Virtual memory

Vaasan yliopisto

- Each process have their private memory space in virtual memory systems
- DMA transfer needs buffers, whose location in the physical memory is known and locked
- The buffers needs to be cache coherent
- Therefore, DMA transfer needs preparations in kernel space: a kernel driver is needed



#### Xilinx AXI DMA driver




- - Zero-copy transmit (processor to FPGA), receive (FPGA to processor), and two-way combined DMA transfers. (But there seems to be some issues with two way communication, it is therefore better to use two separate AXI DMA components)
- Support for transfers with Xilinx's AXI DMA and AXI VDMA (video DMA) IP blocks.
- Allocation of DMA buffers that are contiguous in physical memory, allowing for high-bandwidth DMA transfers, through the kernel's contiguous memory allocator (CMA).
- Allocation of memory that is coherent between the FPGA and processor, by disabling caching for those pages in the DMA buffer.
- Synchronous and asynchronous modes for transfers.
- Registration of callback functions that are called when an asynchronous transfer completes.
- ▶ Delivery of a POSIX real-time signal upon completion of an asynchronous transfer.
- Support for DMA buffer sharing, or external DMA buffers. Currently the driver can only import a DMA buffer from another driver. This is useful, for example, when transfers need to be done with a frame buffer allocated by a DRM driver.

#### DMA proxy driver

Vaasan yliopisto

- The Xilinx axi\_dma driver is already included in the standard linux kernel
- The linux DMA Engine provides convenient abstractions for using the DMA driver, but it is still rather low level
- Xilinx DMA-Proxy driver provides simple interface to user space applications, but it needs to be tailored for each purpose
- This is the way we use it here



# Device tree entry for axi dma and

proxy



```
dma@40400000 {
                                                                        There is similar entry for
        \#dma\text{-cells} = < 0 \times 01 >;
                                                                        RX DMA in the device tree.
        clock-names = "s axi lite aclk\0m axi mm2s aclk";
                                                                        which phandle is 0x08
        clocks = < 0x01 0x0f 0x01 0x0f >;
        compatible = ("xlnx,axi-dma-7.1\0xlnx,axi-dma-1.00.a"
        interrupt-names = "mm2s introut";
        interrupt-parent = < 0x04 >;
        interrupts = < 0x00 0x1e 0x04 >;
        reg = < 0x40400000 0x10000 >;
        xlnx,addrwidth = < 0x20 >;
        xlnx,sg-length-width = < 0x1a >;
        phandle = \langle 0x07 \rangle
                                            Write
                                                               dma proxy
        dma-channe (@40400000 {
                                                                       compatible = "xlnx,dma proxy"
                 compatible = "xlnx/axi-dma-mm2s) channel";
                                                                       dmas = < 0x07 0x00 0x08 0x00 >;
                 dma-channels = < 0x01 >;
                                                                       dma-names = "dma proxy tx\0dma proxy rx";
                 interrupts = < 0x00 0x1e 0x04 >;
                                                               };
                 xlnx,datawidth = < 0x20 >;
                 xlnx, device-id = < 0x00 >;
                                                                                    /dev/dma proxy tx
        };
                                                                                    /dev/dma proxy rx
};
```

#### DMA-Proxy driver



- axi\_dma driver implements most low level parts of the DMA communication
- The proxy driver takes care of tasks which still needs to be implemented in the kernel context (not possible in user space)
- These are the the reservation of coherent memory (not using cache memories) from the physical memory space

#### User space, some relevant lines



- User space program can access the DMA by opening the device files for RX and TX channels and mapping them in the memory
- The transfer is started by simple IOCTL command
- The buffer locations and sizes are set by the header file share with the driver and the user space program

```
tx proxy fd = open("/dev/dma proxy tx", 0 RDWR);
rx proxy fd = open("/dev/dma proxy rx", 0 RDWR);
tx proxy interface p = (struct dma proxy channel interface *)
  mmap(NULL, sizeof(struct dma proxy channel interface),
  PROT READ | PROT WRITE, MAP SHARED, tx proxy fd, 0);
rx proxy interface p = (struct dma proxy channel interface *)
      mmap(NULL, sizeof(struct dma proxy channel interface),
      PROT READ | PROT WRITE, MAP SHARED, rx proxy fd, 0);
ioctl(rx proxy fd, 0, &dummy);
ioctl(tx proxy fd, 0, &dummy);
```

The DMA device access details are provided by the device tree

## Create Petalinux project



The following directory structure is assumed:

- ../predictor/predictor-hw (here is Vivado project )
- ../predictor/predictor-sw (here we make Petalinux project )
- ../predictor/sources (some provided source files )

If you have different directory structure, change the red parts

- 1) Create an empty project (from directory ../predictor) petalinux-create --type project --template zynq --name predictor-SW
- 2) Get current HW description from Vivado project (.xsa) into the Petalinux project. Repeat this step when you update the HW cd predictor-sw petalinux-config -get-hw-description=../predictor-hw

#### Add DMA module and test application



- We can already compile the project that was made, but we want to add a dma\_proxy module in it to make the use of DMA easier. Let's add also a dma\_proxy\_test program to test the DMA
- 1) First create and enable dma\_proxy kernel module petalinux-create -t modules -n dma-proxy --enable
- 2) Then create and enable the test program petalinux-create -t apps -n dma-proxy-test --enable
- Copy the example source files in place of automatically created files: cp../sources/dma-proxy/\* project-spec/meta-user/recipes-modules/dma-proxy/files/

```
cp ../sources/dma-proxy-test/*
project-spec/meta-user/recipes-apps/dma-proxy-test/files/
```

# Add DMA module and test application



- (p2)
  - Also modify the following BitBake files (.bb)

    project-spec/meta-user/recipes-modules/dma-proxy/dma-proxy.bb

    project-spec/meta-user/recipes-apps/dma-proxy-test/dma-proxy.bb
  - Otherwise, the header file is not found during compilation

#### Add entry in the device tree source



- The process automatically inserts all needed device tree entries for the HW in the Vivado project
- But not for the dma-proxy driver, which was added directly in the Petalinux project
- If there is no device three entry, the kernel driver does nothing.
- Therefore, modify the user device tree source file: project-spec/meta-user/recipes-bsp/device-tree/files/system-user.dtsi

#### Booting with JTAG



- In development nh
  - In development phase, it is quite convenient to upload the new design in the board using JTAG
  - The command shown below, uploads the bitstream, first stage boot loader, U-Boot, device tree, and the linux kernel into the system and boots it
  - You can specify another bitstream, device tree or kernel file if you want
  - Check details with petalinux-boot --help

```
petri@kryyni:predictor-sw$ petalinux-boot --jtag --kernel --fpga
```

INFO: Configuring the FPGA...

INFO: Downloading bitstream: /lacie/xilinx/linux/predictor/predictor-sw/images/linux/system.bit to the target.

INFO: Downloading ELF file: /lacie/xilinx/linux/predictor/predictor-sw/images/linux/zynq fsbl.elf to the target.

INFO: Downloading ELF file: /lacie/xilinx/linux/predictor/predictor-sw/images/linux/u-boot.elf to the target.

INFO: Loading image: /lacie/xilinx/linux/predictor/predictor-sw/images/linux/system.dtb at 0x08008000

INFO: Loading image: /lacie/xilinx/linux/predictor/predictor-sw/images/linux/zlmage at 0x00008000

**INFO: SOC Silicon version is 3.1.** 

#### Links



- Xilinx Wiki
- Xilinx Linux drivers
- The Device tree
- Device tree generator for Vivado
- Xilinx AXI DMA v7.1 IP documentation




# Old Stuff This may work for some purposes, but Probably not with Linux axi\_dma driver!

#### Communication through a DMA




- DMA is configured from the ARM processing system by control registers through the AXI Lite interface
- DMA reads and writes data to the DDR RAM using high performance (200 MB/s) AXI stream buses without bothering the processing system
- The DMA also reads and writes data to the accelerator component using similar AXI stream buses
- When tx and rx transmits are ready, the DMA sends an interrupt to the processing unit to inform that the task is finished. Therefore the ARM does not need to poll to check when the transfer is finished.



#### The implemented HW

ps7 0 axi periph






#### Memory map



- The base address of the DMA control register is 0x4040\_0000
- AXI-DMA has its own memory space in it's own 64 bit buses



#### Device tree entry for axi dma and

```
Vaasan yliopisto
```

```
\#dma\text{-cells} = <0 \times 1>;
        clock-names = "s axi lite aclk", "m axi sg aclk", "m axi mm2s aclk", "m axi s2mm aclk"
        clocks = <0x1 0xf 0x1 0xf 0x1 0xf 0x1 0xf>:
        compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a";
        interrupt-names = "mm2s introut". "s2mm introut":
        interrupt-parent = <0x4>;
        interrupts = <0x0 0x1d 0x4 0x0 0x1e 0x4>;
        reg = <0x40400000 0x10000>:
        xlnx.addrwidth = <0x20>:
        xlnx,include-sq;
        xlnx,sq-include-stscntrl-strm;
        xlnx.sg-length-width = <0x1a>;
        phandle = <0x7
        dma-channe (@40400000
                compatible = "xlnx,axi-dma-mm2s-channel"
                                                               Write
                dma-channels = <0x1>;
                interrupts = <0x0 0x1d 0x4>;
                xlnx,datawidth = <0x20>;
                xlnx.device-id = <0x0>;
                                                                              dma proxy -
        };
                                                                                       compatible = "xlnx,dma proxy";
                                                                                       dmas = <0x7 0x0 0x7 0x1>:
        dma-channel(40400030 {
                                                                                       dma-names = "dma proxy tx", "dma proxy rx";
                compatible = "xlnx,axi-dma-s2mm-channel"
                                                            Read
                                                                              };
                dma-channels = <0x1>;
                interrupts = <0x0 0x1e 0x4>;
                xlnx.datawidth = <0x20>:
                xlnx.device-id = <0x0>:
                                                                                                        /dev/dma_proxy_tx
        };
                                                                                                         /dev/dma proxy rx
};
```