

# ICAT3170, SOC-FPGA

Total system

# Laboratory exercise: Image classification




- Satellite images are new free underutilized resources, which can be used for many Earth observation tasks. They are already used for example land use analysis
- The analysis of large image basis takes a lot of time and energy
- Also the possibilities to store images in the satellite and transmit them back to Earth are limited
- Therefore it could be usefull to analyze the images already in space
- The processing capabilities in space are usually power limited, so FPGA:s are a perfect match for space based edge computing




# Söderfjärden satellite image classification



- First we need to train the classifier using training data.
- This part of outside the scope of this course and the ready trained classifier will be provided
- See example






## Image classification, decision trees




- Decision treess are very important type of machine learning methods used for classification and regression
- Nowadays so called Ensemble Methods, which consists of a bag of simple classifiers are proven very versatile
- Those simple classifiers are often simple decision trees: Random forest, (Extremely random) Extratrees and gradient boosted trees are such methods. The final output is reached by majority voting
- The bag of simple classifiers, sounds like it is a perfect match for FPGA. You need to implement just one simple decision tree and multiply many copies of it. Each copy may use different input data and different threshold, so you only need to implement a method to parametri.




# Classifier training



Classifier can be trained for example using a software called Orange, or by using Python and Scikit Learn machine learning libraries






# The processing system

Vaasan yliopisto

- A A A
- The data is located first in the RAM.
- The Linux side open the file and configures AXI DMA to transfer the data to the Accelerator (TX) using Accelerator adapter, and transferring the results back to the RAM using the other channel of AXI DMA (RX)
- When the DMA finishes the transfer TX or RX, it sends an interrupt to the CPU to inform about it
- The accelerator can receive the data from the buffer of Accelerator adapter using simple FIFO interface



## Building the FPGA side step by step




- Create new application project in Vivado
- Insert and configure the processing system
- Insert and connect AXI-DMA
- Insert and configure accelerator adapter
- Implement and connect accelerator adapter

- The implementation of the accelerator needs to be carefully tested before integration, because the debugging of the whole system is extremely difficult
- JTAG testing adapters will be also really useful

# Insert and configure the processing system



- Insert Zynq processing system in the block diagram as usual
- Enable high performance slave axi interface
- Enable interrupts from PL







### Insert and connect AXI-DMA



- - Insert AXI DMA component and configure it according to the instructions
- S\_AXI\_Lite is used for configuring the axi\_dma. It will be seen in the memory address space of the processor







### **AXI DMA connections**

- Insert xlconcat component in the desing, and let it concatenate the tx and rx interrupts from the AXI\_DMA to one array, which is then connected to the ZYNQ
- Insert smartconnect component to connect AXI buses together.
- Connect AXI\_DMA to it
- Connect M00\_AXI interface to the S\_AXI\_HP0 connection in th ZYNQ








## AXI Stream accelator adapter

- The adapter is connected to the AXI stream slave bus for receiving data from AXI\_DMA
- The AXI stream master is connected to he AXI DMA to send the results to the DMA
- The AP FIFO IARG n provides FIFO read interface with three signals: data out, empty indicator and read enable
- The AP FIFO OARG n provides FIFO write interface with three signals: data in, full indicator and write enable
- Internally accelerator contains RX and TX FIFO:s, which buffer the data in both directions.



AXI4-Stream Accelerator Adapter

## Accelerator FIFO signals



Accelerator adapter is a FIFO, which provides the standard FIFO interface signals as shown above.

Accelerator Input Argument FIFO Interface (0 to 7)				
ap_fifo_iarg_n_read	AP_FIFO_IARG_n	I	-	FIFO interface read enable
ap_fifo_iarg_n_dout	AP_FIFO_IARG_n	0	0x0	FIFO interface read data
ap_fifo_iarg_n_empty_n	AP_FIFO_IARG_n	0	0x0	FIFO interface FIFO empty indicator
Accelerator Output Argument FIFO Interface (0 to 7)				
ap_fifo_oarg_n_write	AP_FIFO_OARG_n	I	_	FIFO interface write enable
ap_fifo_oarg_n_din	AP_FIFO_OARG_n	I	_	FIFO interface write Data
ap_fifo_oarg_n_full_n	AP_FIFO_OARG_n	0	0x0	FIFO interface FIFO full indicator


## FIFO interface, Clock diagram



### Writing to the FIFO

- Put the data in the data bus
  wr\_data <= data;</pre>
- Activate write enable:

- Pause writing if full='1'
- Reading from the FIFO
  - Activate read enable:
     rd en <= '1'</pre>
  - Read the data from the data bus
    data <= rd\_data;</pre>
  - Pause reading if empty='1'







Figure 3-12: Write and Read Data Counts for FIFO with Independent Clocks

Custom accelerator with FIFO interface

An adder implemented to fit in the FIFO interface



```
architecture RTLI of adder is
    signal enabled : std logic := '0";
begin
    process: (c.lk)
    begin
        if(rising edge(clk))
        then
             -- Check that we have input data and we have
            if (rd empty A='0') and (wr full C='0')
            then
                 rd en A <= '1';
                wr en C <= '1';
                enabled <= '1';
            else
                wr en C <= '0';
                 rd en A <= '0';
                 enabled <= '0':
            end if:
            if enabled = '1' then
                C! <= std logic vector(signed(A) + 1);</pre>
            else
                C! <= (lothers => '0');
            end if:
        end if;
    end pirocess;
end RITLI;
```

# Finally

Vaasan yliopisto
UNIVERSITY OF VAASA

- Let connection assistant make the rest of the connections
- Some clock signals needs to be connected as well, connect them all the same 50 MHz clock source from the CPU
- Click validate


- Synthesize the design and make the bitstream
- Export HW including the bitstream

Then you are ready for software development

### Test circuit for simulation




- To make sure that the module (adder) will behave properly with FIFO interfaces, a test circuit only for simulation can be made
- Here test signal generator feeds and reads data to/from adder through FIFO interfaces




### Add simulation

- Add another block design and create a HDL wrapper of it
- Right click the new source file and select Move to simulation sources
- Make it as a simulation top level
- When you now select Run simulation from the flow manager, it will run the simulation top level
- In this way you can have a separate simulation top level in your project




# Waveform

- Here we can see that the accelarator behaves correctly with a FIFO interface
- Studying these kinds of simulations is rather hard, and I don't want to do this many times
- But it is still
   hundred times
   easier than
   debugging it in the
   HW



# Implementing the predictor

```
entity predictor is
port (
          : in std logic;
 aclk
             : in std logic;
  aresetn
  -- Ports of Axi Slave Bus Interface S00 AXIS
  s00 axis tready
                     : out std logic;
  s00 axis tdata
                    : in std logic vector(32-1 downto 0);
  --s00 axis tstrb
                      : in std logic vector((C S00 AXIS TDA)
  s00 axis tlast
                    : in std logic;
                     : in std logic;
  s00 axis tvalid
  -- Ports of Axi Master Bus Interface MOO AXIS
 m00 axis tvalid
                     : out std logic;
 m00 axis tdata
                    : out std logic vector(32-1 downto 0);
  --m00 axis tstrb
                      : out std logic vector((C M00 AXIS TD)
 m00 axis tlast
                    : out std logic;
                     : in std logic
 m00 axis tready
end predictor;
```





Clock and reset signals

AXI Stream slave bus for data input

AXI Stream master bus for data output

### State machine for AXI Stream protocol



- If the system can perform it's task in one clock cycle, only two states are necessary. Here they are IDLE and WORK
- The system is in WORK state when data is received from the slave bus and our slave in the master bus is ready to receive more data

```
process(CurrentState, s00 axis tvalid, m00 axis tready)
begin
  s00 axis tready<=m00 axis tready;
  case (CurrentState) is
      when IDLE
        if (S00 AXIS TVALID = '1') and (m00 axis tready='1') then
          NextState <= WORK:
        else
          NextState <= IDLE:
        end if:
      when WORK
        if (S00 AXIS TVALID = '1') and (m00 axis tready='1') then
          NextState <= WORK;</pre>
        else
          NextState <= IDLE;</pre>
        end if;
      end case;
end process;
```

## The output




- Our example system is so simple that we can implement it in couple of concurrent assignment statetements
- We need to signal to our slave that the data written in the data bus is valid when the system is in WORK state by assignin '1' in the tvalid signal
- The data is fed to our slave by just adding a 100 into the input data. Here you want to implement something more challenging.
- We just copy the possible last byte signal from our input to our output

```
m00_axis_tvalid<='1' when CurrentState=WORK else '0';
m00_axis_tdata <= std_logic_vector(signed(s00_axis_tdata) + 100)
   when CurrentState=WORK else (others => '0');
m00_axis_tlast <= s00_axis_tlast;</pre>
```

### Test bench for simulation



- ▶ Here is the block diagram for simulating the simple predictor
- The predictor implements AXI Stream buses: Slave for data input and Master for data output
- The AXI FIFO testgen is another VHDL module which feeds in the test signals to the predictor and studies the output for testing
- Actually the predictor is now so simple, that the correctness is only studied from the simulation waveform
- Do not try to implement even this simple module without simulation! It takes time to implement a testbench, but it will take more time to debug it in the system considering all synthesize-program-test cycles.



## Test bench entity



```
entity AXIFIFOtestgen is
port (
 aclk
         : out std logic;
                                                                   Clock and reset signals
            : out std logic;
 aresetn
  -- Ports of Axi Slave Bus Interface S00 AXIS
  s00 axis tready
                   : out std logic;
  s00 axis tdata
                   : in std logic vector(32-1 downto 0);
                                                                   AXI Stream slave bus for data input
  --s00 axis tstrb : in std logic vector((C S00 AXIS TDAT)
  s00 axis tlast
                   : in std logic;
  s00 axis tvalid
                    : in std logic;
  -- Ports of Axi Master Bus Interface M00 AXIS
                  : out std logic;
 m00 axis tvalid
 m00 axis tdata
                   : out std logic vector(32-1 downto 0);
                                                                   AXI Stream master bus for data output
 --m00 axis tstrb : out std logic vector((C M00 AXIS TDA
 m00 axis tlast
                   : out std logic;
 m00 axis tready
                    : in std logic
end AXIFIFOtestgen;
```

# Test bench implementation




```
process(Clk)
                                                  clkgen: process
    variable n: Integer :=0:
                                                  begin
begin
                                                      Clk <= not Clk:
   if (falling edge(clk))
                                                      wait for 5 ns;
   then
                                                  end process clkgen;
        s00 axis tready <='1';
                                                  aclk <= Clk;
        m00 axis tdata <= (others => '0');
        m00 axis tvalid <= '0';
        if (m00 axis tready='1') then
            n := n+1:
            s00 axis tready <='1';
            if (n>=5) and (n<15) then
               m00 axis tvalid <='1';
               m00 axis tdata <= std logic vector(to unsigned(n, 32));</pre>
            end if:
        end if;
     end if;
end process:
```

- The test bench include a clock generation process and a test signal driver process
- The purpose is to send some data to the system to be tested and check that the output is correct
- It also checks that the handshake signals work correcty in the DUT

### Simulation results




- The simulation shows how the test generator starts feeding the data at 55 ns. It is read by the detector at the next rising edge, at 60 ns
- Predictor adds 100 to the value and the result is shown immediately
- The TVALID signals show when the data in the buses can be read



### Integration:





ps7 0 axi periph